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1.0 INTRODUCTION
The final report for the Digital Capacitance Measuring System, DCMS,
(Contract NAS8-27657) consists of this report and the previously submitted
Phase I Report,
The Phase I report established the design definitions to be utilized in the
hardware phase of this contract. Major emphasis for these definitions
was placed on the DCMS interface as applicable to existing requirements
for the Space Shuttle Vehicle.
This report covers the hardware phase of the contract with major emphasis
on the resultant electrical design and its operation. The three units fabri-
cated in this phase and their test results are covered.
2. 0 GENERAL
The modified DCMS-200 capacitance measuring system represents major
design improvements both from system capabilities and circuit improve-
ment. The interfaces for the new system are governed mainly by Shuttle
requirements.
Two major additions to the system capabilities include the addition of six
discrete. (point sensor) capacitance measurements and a DC/DC converter.
The six discrete capacitance measurements are performed similarly to the
operation of the continuous system. A common oscillator is used for the
bridge circuits for these measurements as well as the continuous bridge.
While the digital output (3 bit word) for the discrete measurements is
designed for operation in conjunction with the continuous system, the discrete
measurements ran be operated independently using the six discrete outputs.
These measurements could be used for example to quantize a capacitance
measurement.
The normal range of the discrete measurements has been designed for a
capacitance between approximately 4. 5 and 9 pf. The threshold trip point
can be set to within approximately 0. 5 pf of the upper or lower range limit.
The range as well as the upper and lower range limit could be changed with
available bridge excitation for the discrete measurements being the limiting
factor.
The internal DC/DC cor--erter operates froin a nominal Z28 VDC +15% bus.
The converter -rovides the necessary isolation from the power bus as well
as the required regulated secondary voltages. The converter design enables
the DCMS unit to meet EMII flight requirements. The converter operates at
a nominal frequency of 125 kHz. Any converter noise on the secondary power
lines is therefore rejected by the system even when adjusted for 90 kHz
ope ration.
In addition to the major changes to the DCMS unit system capabilities, several
minor additions were made. Changes were made in the area of internal
housekeeping and operating status.
A "BITE" monitor consisting of circuitry for determining the operating
condition of the three vital sub-systems, the bridge oscillator, the clock
oscillatoranlthe power converter has been added. The BITE monitor signal
is available at the DCMS interface as three discrete bits representing either
a GO (a logic zero)or a NO-GO (a logic one) and as a composite OPERATE/
NON-OPERATE bit.
The OPERATE/NON-OPERATE bit is a composite of the three vital subsystem
monitors and the OVERRANGE and the'UNDER-RANGE SIGNALS. The
OPERATE/NON-OPERATE bit therefore only indicates a GO condition
(logic zerco when all five inputs are in a proper operating condition. The
two OVER-RANGE and UNDER-RANGE signals are also available at the
interfaces as discrete bits.
In addition to the digital output, the modified DCMS Unit also provides this
data as an analog output. This output has a low output impedance and can
therefore be used to drive a meter.
Provisions for a sample command has been incorporated into the unit. Upon
receipt of a sample command, the digital and analog output data is held in
a quiescent state for the period of the sample.
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In addition to the digital output, the modified DCMS Unit also provides this
data as an analog output. This output has a low output impedance and can
therefore be used to drive a meter.
Provisions for a sample command has been incorporated into the unit. Upo:i
receipt of a sample command, the digital and aialog output data is held in
a quiescent state for the period of the sample.
Other additions to the DCMS unit include automatic quadrature correction
and differential balance adjust.
The modified DCMS also incorporates considerable expansion of the capa-
bilities of the DCMS-200. The primary expansion being to the digital reso-
lution and the bridge flexibility.
The modified DCMS has been expanded from a 10 to a 12 bit system. Since
for certain applications the 10 bit system is still desirable, the iO bit
capability is also retained. A code plug permits the selection of the 10 or
12 bit system. To insure a full 10 or 12 bit operation, a window threshold
discriminator circuit is incorporated.
The new system design provides for operation at bridge excitation frequencies
from 30 kHz to 90 kHz. The DCMS-200 operated only at a bridge excitation
frequency of 100 kHz. Provisions for approximately a 5% adjustment of
the bridge excitation voltage has been included.
The calibrate capabilities have also been expanded. In addition to the low
and high calibrates, a means for checking a full scale reading has been
added. When this command is given, a fixed delta capacitance is subtracted
from the actual reading. The low and high calibrates also provide a means
of checking the operation of the discrete measuring system.
The redesigned DCMS unit has greater flexibility in accommodating the various
modes of operation. The expanded capabilities of the unit greatly enhance its
use.
3.0 THEORY OF] O1ERATION
3.1 GENERAL SYSTEM OPERATION
The DCMS System diagram is shown in Figure 1. The principle part of this
system is the bridge network. Two signals, equal in amplitude and opposite
in polarity, are applied to the bridge network by a sinewave oscillator. An
unbalance in the bridge components establishes two currents, one the reference
current and the other, the unknown current. These currents are transformer
coupled to a summing amplifier which establishes an error signal. This
error is filtered and amplified, then it is compared to the oscillator signal
(shifted about 90 degrees) in a phase detector. The output of the phase
detector causes the up-down counter to count one bit in a direction which
will tend to distribute the reference current in the summing amplifier so as
to oppose the unknown current. The current summation is accomplished with
a resistor R2R ladder network producing currents of 1/2, 1/4 ..... 1/4096.
The up-down counter continues to count and the fractional currents are compared
one at a time until the net output of the summatio. amplifier is zero. The
output of the up-down counter provides the digital display of the ratio between
the reference and unknown capacitances. Analog data derived from this
digital display is also available as an output. The system diagram also
shows the point sensor ciruit, which produces a 3 bit word from six discrete
probes.
3.2 DETAILED THEORY OF OPERATION
3.2. 1 Oscillator
Drawing 2873J53 is a Pc-hematic of the oscillator ar' amplifier. Trans stozs
Qlamd Q2 drive transformer T1 which forms a high -Q LC oscillator to
provide a low distortion sinewave output. Transistor Q3 is used to maintain
a constant output amplitude with low distortion. Diode CR1 rectifies the
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oscillator output to control the on resistance of Q3. If the oscillator output
drops, this lowers the voltage on the gate of Q3 and this lowers the drain to
source resistance of Q3 causing the oscillator amplitude to rise back to the
proper output level. The oscillator drives the power amplifier from
secondary winding No. 11 and 12.
The power amplifier consists of three pairs of differential amplifiers to
provide 50 volts peak-to-peak to drive long lengths of cable with low distor-
tion. The amplifier output transformer provides 5 sets of secondary output
winding, to drive the bridge network and also for the point sensor circuit.
Output winding 9, 10-11, and 12 provide + 50 volts peak-to-peak to drive
the bridg- . Output winding 13, 14-15, and 16 provide + 5 volts to drive the
differential adjust potentiometer. Winding 17, 18-19 and 20 provide about
+ 17 volts peak-to-peak to excite two phase shift networks, one for tilc main
probe and one for the point sensor circuit. Winding 21, 22-23 and 24 provide
about + 2. 5 V peak-to-peak t, five 100 ohm and two 5K ohm potentiometers
to provide seven voltage sources for trimming and nulling the bridge.
Output windings 25 through 30 provide a total of about 7.5 volts peak-to-peak
to drive the point sensor circuitry.
Transistor Q6-Q7 is the input differential amplifier which drives the power
output differential stage Q9-Q10. AC feedback is provided by T2 winding 5
and 6 and resistor R17 for low distortion and stable gain. Winding 7 and 8
provide about -5 volts for operation of QS. Transistors Q4, Q45, and Q
stabilizes the DC operating point of the amplifier to provide low distortion
and a stable DC operati±,g point. The base of Q8 get- negative DC feedi.ck
from the collector of Q4. The output stage ransistors are mounted on the
DCMS housing top plate for an effective heat sink.
3.2.2 Bridge Network Board
Drawing No. Z873032 is a schematic of the bridge network. The most common
application of the DCMS is the measurement of absolute capacitance. For the
measurement of absolute capacitance, a 50 volt peak-to-peak signal, E+ and
E- is applied to the bridge as shown in Figure 2. Voltages E+ and E- are
180 out of phase.
Capacitors C21-C22 in the bridge are used to establish a reference for the
initial value of the external transducer which is C15 and C16. Capacitors
C17-C18 are used as a reference for the total value of change of the external
transducer. For this circuit configuration, C19 and C20 are not used.
When the external transducer is equal in capacitance to C21 and C22, E+
and E- cancel each other at point A and there is no current flow ii the primary
winding of T1. As the capacitance of transducer C15-C16 is increased, current
will flow in the primary of T1, and will increase linearly with the capacitar.ce
increase of C15-C16. To me. sure this current, it is coupled to the summing
amplifier where it is compared with a selected ,raction of the reference
current. The reference current in transformer T2 is caused by reference
capacitor C17-C18. Components R23, C13, R25 and C14 are used to calibrate
the DCMS to the initial and total values of the external transducer.
The bridge works primarily the same for capacitance difference and capacitance
ratio. The only change is in the component configuration.
,
The DCMS is also capable of measuring the ratio of the capacitance of two
external transducers as in the case of a liquidIlcvcl probe. The probe
consits of two variables, a reference and an unknown. The operation of this
function is as follows:
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Referring to Figure 2, C17-C18 is the reference variable and C]5-C16 is
the unknown variable. C19-C20 is fixed at the initial value of C17-C18.
Capacitor C21-C22 is fixed at the initial value of C15-C16. When C17-C18
and C15-C16 are at their initial values, points A and B are balanced and
there is no current flow in either transformer primary winding.
As the probe is filled with liquid, it must first change the dielectric of
C17-C18 to its absolute value. This change unbalances point B and causes
current flow in the primary winding of TZ which is coupled to the R2R ladder
network of the ADC. This cstablishes a constant reference current. At
this point, no liquid has yet been introduced between the plates of C15-C16
and point A is still balanced with no current flow in T1. This p int is the
zero le-vel, as the liquid continues to rise, it causes a dielectric change
between the plates of C15-C16 creating an unbalance at Point A. It is this
unbalance that causes a currt nt to flow in the primary winding of T1.
To establish a comparison of the two external capacitances, the current
may be attenuated to the degree desired. For example, if the maximum
capacitance of the transducers have a ratio of 20:1, the amount of unknown
current coupled into the summing junction must be attenuated to 1/20 of
the current flowing in the secondary winding of T1. This is accomplished
by a divider network in the secondary winding of T1, consisting of R67 and
R87 on schematic drawing 2873026.
Any variation of the level of liquid between the plates of C15-C16 causes a
capacitance change that is a function of the total change of C15-C16 and is
proportional to the chatec in C17-C18. This unknov change in C15-C!,,
creates the unknown current which, when properly attenuated in the
secondary of T1 is coupled to the input of the summing amplifier. Here it
is programmed by the 12 bit counter. The state of the 12 bit counter then
provides a digital display of the ratio of the two currents.
In order for the DCMS to measure capacitance difference, there must be
two external variable capacitors such that each capacitor is subject to all
the variables of the other. There must also be an internal reference
capacitor which is equal to twice the difference to be resolved between the
two external transducers.
Referring to Figure Z, C17-C18 is selected as the internal reference capacitor
while C21-CZZ and C15-C16 are the external transducers. In this application,
C19-CZO is omitted to establish a constant unbalance at Point B. This
unbalance causes a constant reference current at Point B which is coupled
across T2 to the reference input of the ladder network in the ADC. When
C21l-C22 and C15-C16 are equal in capacitance, Point A is balanced and
there no error current in the primary of T1. By inserting a capacitor in
parallel with C15-C16, equal to 1/2 the value of C17-C18, there is established
a half-scale offset when C21-C22 a; d C15-C16 are equal. This error sets
the 12-Bit Counter in the 100--0000 half-scale state.
When there is a capacitance difference between C21-C22 and C15-C16 equal
to 1/2 the capacitance of C17-C18 with C21-C2Z the larger capacitance, the
counters are set in the 000---01 state. With the same difference, and
C15-C16 the greater capacitance, the counters will be in the 111--11 or
full-scale state. The system is thereby enabled to interpret a positive or
negative difference of C15-C16 and C21-C22 up to plus or minus one-half
the value of C17-C18.
Transformers T1 and T2 provide input ground isolation from the DCMS
common grcunu and also provide a very Low inpuL impedance to the bridge
currents. Taps are provided on the primarie. of T1 and T2 to allow
impedance selection. The load on the secondaries is always about 1K.
This is transformed down to 5 ohmns at the lowest tap, 20 ohms at the second
tap, and 45 ohms at the highest tap. Of course, the higher the input
impedance the greater the power developed at the point and the better the
signal to noise ratio. The bridge network accepts unbalance currents from
outside the u,,it via J6 and J7.
In the secondary of th) "unknown" coupling transformer T1, an attenuation
circuit is provided to attenuate the unknown current in order to make the
full scale ratio equal to or less than 1. 0. The selected resistors are R67
and R87 shown in Drawing 2873026. R88 is a 50 ohm potentiometer which
allows fine calibration of full scale. In all cases, the parallel value of
R67 and R87 should be 1K + 10% in order to equalize the input impedance
at the two inputs.
Three relays are provided which connect in or command currc :-nts which are
designed to simulate a change in the bridge components. The relays are made
to energize with a remote command. Amplifiers U1, UZ and U3 are used
to drive simulate relays from worst case TTL voltage levels, which are
applied to the three inputs pins 22, 26 and 27. Input resistor R10, CR1
and CR2 form an overvoltage protection circuit for the input of U1.
Amplifiers UZ and U3 are likewise protected. Ampl'fiers U2 and U3 have
emitter follower outputs t) drive an additional relay each, these relays are
located on one of the point sensor circuit boards.
A 90 phase shift network is composed of C1Z, R2, and R24. Its output
(Pin 36) goes to the, in-phase detector.
Transistors 21 and Q2 are part of the autc matic quadrature null circuit. A
DC control voltage from the bridge phase detector circuit board (Drawing
No. 2873035) is used to control the on resistance of FET Q1 or Q2. There-
fore, the amount of oscillator voltage injected into T1 may be controlled.
A positive voltage on Pin 25 will tend to turn Q2 off, allowing the oscillator
signal to pass through Q1. A negative voltage on Pin 25 will tend to turn Q1
off, allowing the oscillator signal to pass through QZ. This DC control
voltage is produced by a quadrature phase detector to detect any quad-.ture
component of the error signal. This control voltage is feedback to Q1 and
QZ. to reduce the quadrature component to an acceptable level.
3.2.,3 ADC/DAC (Surmnming Amplifier Circuit)
Drawing No. 2873026 is a schematic of the ADC/DAC circuit. This circuit
accepts the unknown and reference signals from the bridge, performs the
summing function, produces an error output signal, a DC reference voltage
of 5 volts, and a DC analog output voltage of zero to 5 volts.
The DC portion of this circuit will be considered first. Operational amplifier
AI and its associated circuit are used to gene. ate a very stable 10 volt DC
reference voltage. Start-up of this circuit is provided by voltage divider
R4 and RS, this bias is coupled to the operational amplifier non-inverting
input through diode CR1 (after the circuit is in regulation CR1 reverse biases).
The small start-up bias from CR1 to the input caus. s the output (Pin 6) to
rise also. Positive feedback is provided by R6 and the gain of Al is greater
than unity (about 1. 7). With positive feedback, Al output rapidly rises to
about 6.2 volts. At this point, temperature compensated zener diode VR1
starts to conduct and clamp the non-inverting input (Pin 3) to 6. 2 volts.
At this point, the inverting input (Pin 2) has a potential of about +3. 6 volts.
This is due to the divider network R1, RZ, R3, R8, R89 and R90. Since
the non-inverting input is about 2.6 volts, more positive than the inverting
input, the output will continue to rise until it reaches 10 volts. When the
output reaches 10 volts, Pins 2 and 3 will be equal and maintain 10 volts
output. This circuit rejects supply voltage changes and is very stable with
tempe ratu re.
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Resistors R9, RI0 and RI I form a voltage divider to supply a Z. 5 volt and
5 volt reference. The 5 volts at the junction of R9 and R10 goes to operational
amplifier A3. Amplifier A3 is used as a unity gain buffer amplifier to supply
the "Analog Reference Output", which is 5 volts. An overvoltage protection
circuit is composed of CR4, CR5, and R14, this protects A3 from voltage
accidently applied to Pin 39.
The 2.5 volts at the junction of RI0 and Rll connects to the non-inverting
input of operational amplifier A2. This amplifier has unity gain at DC and
may have greater than or less than unity AC gain with the proper selection
of R82 and R96. The nominal value for each resistor is zero. Increasing
R82 increases the gain and increasing R96 decreases the gain. Control R88
is fine adjustment of the gain to control the full scale calibration. Emitter
follower transistor QZ5 is used to boost the current drive capacity of A2.
The DC Analog Circuit operation will be considered next. The +2. 5 volt
output of Q25 feeds the PNP transistor switches of the ladder network.
This 2.5 volt source is used for two reasons: t- provide a voltage to turn
the PNP transistors on, and a method to obtain the DC analog output from
the ladder network. Transistor switches QL through Q24 are used in the
inverted mode to obtain a very low saturation voltage. Logic signals from
the up-down counter control the on or off state of the transistor switches.
Assume a logic '"1" on the 2048 input. Pin 14 of hex inverter U2 will be
low, this will turn Q23 on and Q24 off. This will cause 1/2 full-scale
current flow into operational amplifier A4. This inverting amplifier operates
with unity gain so therefore, 1. 25 volts (1/2 of 2. 5 volts) will be the output.
The output of Al goec into A5, an inverting amplifier with a gain of tw.
Amplifier A5 also opeates as an integrato. to remove the AC component of
the DC analog signal.
The AC operation will be considered next. The unknown signal from the
bridge network (T1) connects to the inverting input of summing amplifier
A4 through resistdr R67. For a ratio measurement of 20:1, R67 would be
increased from 1K ohm to 20K ohm and R87 lowered from infinity to 1050 ohms.
The parallel combination of R67 and R87 should equal to 1K ohm.
The reference signal from TZ bridge network connects to the inverting input
of AZ through R83 and R96 (R96 should be less than 100 ohms). Amplifier
A2 is used as a buffer to drive the R2R ladder network. Since one of each
pair of switch transistors is always "on", the current encounters two paths
for flow, each of which is exactly 2K ohms. The current, therefore, divides
equally with I 1/2 flowing in R62. At the second mnod, of the ladder, the
current flowing in R61 again sees two equal resistance paths and again
splits with I 1/4 flowing in R58. The current division process continues
12
through the 12 current modes until only increments of I 1/2 remains.
This increment is discended through R18. The current is therefore separated
into 1Z binarily weighted parts. From these parts, cturrents can be selected
4095to yield any fraction of the reference signal from zero to 409-6 with a resolution
4096
of 4096 As an example, when 2048 is on (Q23 on) I 1/2 is flowing through
R62 into summing amplifier A4. It contributes a current which opposes the
unknown input current. Whenthe proper parts of the reference currents are
selected, the sum will cancel the unknown current to give zero output of the
summing amplifier A4. The output of A4 is the error signal which goes to the
error amplifier and servo-control network where it is used to control the
direction of counting of a 12 bit up-down counter. The binary outputs of the
counter is in turn used to control the ladder switches.
Therefore, the ladder network balances out th- unknown signal in the summing
amplifier A4 and also derives the DC analog output from A4.
3. 2.4 Filter TError Amplifier
Drawing 2873050 is a schcmatic of the Filtcr Error Amplificr. Input
stageQl, T1, C2, and C18 compri5'c a bandpass filter which is tuned to
the frequency of the oscillator. T1 drives a second bandpass filter similar
to the .first stage filter. It consists of Q2, T2, C5 and C17. The output of
T2 goes to the input of U1 a wideband high gain operational amplifier. The
output of U1 goes into U2 which is also a wideband high gain amplifier. A
control R18, is used to control the gain of the amplifier. Two test signals
are provided for use in the DCMS Display Test Set. Error signal low (pin 14)
and error signal high (pin 31)..
3.2.5 Phase Detector
Drawing 2873035 is a schematic of the bridge ph. se detector and also
includes a built in test equipment circuit (BITE). The BITE monitors the
bridge oscillator, the clock oscillator, the power supply, and also indicates
when the up-dowrn cou:.i'cr reaches zero count or a count of 4095.
The detector circuit consists of two detector circuits an in-phase and a
quadrature detector. The in-phase circuit consists of Q2, Q3, and T1.
Transistors Q2 and Q3 are transistor switches which are driven alternately
by the balanced drive from the secondary of T1. The signal into the primary
of Tl comes fromnt the bridge network and is phase shifted about 90 from the
oscillator phase, The error signal input (pin 33) to be detected produces
current flow in R22 and R23. The error signal is composed of many fre-
quency components due to noise in addition ito the desired signal. It r'v
also have a component of the desired frequency which is 900 out of phase
with that which is caused by capacitive unbalance '.f the bridge. It is de-
sirable for the phase detector to extract from the error signal only the
algebraic sign of the desired phase component of the bridge excitation
frequency.
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The phase detector does this by effecting a multiplication of the original
excitation frequency by the error signal. When Q2 is "on", Q3 is "off" and
the current in R22 is integrated in C6. When Q3 is "on", Q2 is "off" and the
current thru R23 is integrated in C6 in the opposite direction. Thus, the
net current flowing over the second half-cycle is algebraically subtracted
from the net current over the first half cycle.
That component of error at the driver frequency can be resolved into in-
phase and quadrature components. The in-phase component is of one sign
during the first half-cycle and the opposite sign during the second half-cycle
so that the net difference over a cycle is the full-wave rectified average of
the current. The quadrature component is equally positive and negative over
either half-cycle so that the net current is zero over a full cycle.
Components of the error signal which are near the excitation frequency
may produce a net current over one complete cycle, but cannot maintain
a net current over a number of cycles, A net current integrated over a
number of cycles will cause the voltage on C6 to change. Only a component
of error which is of the same phase and frequency as the driving voltage will
produce a D.C. voltage on C6. The circuit then acts as a very narrow-
band filter which is always centered at the bridge excitation frequency and
is receptive to only one phase component of that frequency. The D.C.
voltage produced on C6 is of like sign of the desired component of error
signal. Operational amplifier U7 is used as an integrator with C6. A
positive output will cause the up-down counter to count up, and a negative
output will cause the counter to count down.
Amplifiers U8 anL U9 are used as a window dis:riminator to decide when to
count up, down, or stop counting. A D.C. threshold voltage is provided for
U8 and U9, which is controlled by R32. A +5 volt reference from the ADC
is applied to R31 and the inverting input of operational amplifier U10. The
output of U1G pcovides a -5 volt reference to R33. Divider chain R31, R32,
and R33 provide a symmetrical + 4 volts down to zero volts for a threshold
voltage to the window discriminator U8 and U9.
As an example, assume that the window threshold potentiometer is set so as
to give a + 1 volt threshold. With the "+" input of U8 at zero volts, and the
"-" input at +1 volt the output will be -. 6 volt. The outputs of U8 and U9
cannot go to -5V because of diode clamps CR18 and CR19, but are limited
to about -. 6 volt. Also with zero volts on the "-" input of U9 and -1 volt
on the "+" input, the output of U9 will be -. 6 volt. Therefore both U8 and
U9 outputs are low and the counter cannot count unless one of these outputs
is high. If the "+" input to U8 rises to greater than +1 volt the output of U8
will go high to about +4 volts. There is no change in the output of U9. There-
fore with U8 high and U9 output low, the counter will count up. If the "-"
input to U9 goes to -1 volt the output of U9 ,vill be high and the output of U8
low. This means that the counter will count down.
So if there is about 1 volt peak-to-peak noise on the phase detector
output of U7, the window threshold should be set to slightly greater than
+ 1 volt to eliminate the noise jitter to the up-down counter. This also
keeps the counter from counting up 1 bit, down 1 bit, up 1 bit, etc., at
a time when there is no change in the probe capacitance.
The error signal is also applied to the quadrature phase detector transistors
Q4 and Q5 thru resistor divider R46 and R47. This detector functions just
like the in-phase detector except it: detects the quadrature component of the
error signal. Transistor switches Q4 and Q5 are driven alternately by the
balanced drive from the secondai y of T2. The drive into T2 is about 17 volts
peak-to-peak and is the same phase as the oscillator. Operational amplifier
Ull is the integrator and its output goes to the FET's on the bridge board
to provide automatic nulling of the quadrature component of the error amplifier.
Transistor Q1 and comparator amplifier U1 are part of the BITE. If the
clock oscillator should fail, transistor Q1 would turn off allowing capacitor
C2 to charge in a positive directon. A +2 volt threshold is applied to the
inputs of U1, U2, and U3. This is derived from reference zener diode VR1,
and resistor divider R16 and X18. As C2 charges positive it will cause the
output of U1 to go to a "0" output from a "1" output state. This will cause
U4 clock oscillator Q output pin 19 to go to a "1" output indicating a failure.
U4 output 1C pin 12 also drives an inverter for the Q output and U5 pin 3.
A failure turns U5 input from a "0" to a "1", this places a "0" on the input
of U6, which causes "1" (failed) output on the Q output of the "operational
non-operational" output pin 1.
The oscillator test circuit functions in a similar way. Diode CR20 half-wave
detects the bridge oscillator signal and is applied to U2 input with voltage
divider R48 and R13. Capacitor C4 is used to remove the ripple from the
oscillator rectification process. If the bridge oscillator fails, the voltage
on C4 will drop below 2 volts and cause the output of U2 to change from a
"1" output to a "'0" output state. The inverter and gate circuit function just
like the clock oscillator circuit.
Comparatro U3 monitors the power supply outpit voltage. If the supply
voltage drops enough for the +input of U3 to go below about 2 volts, the
output of U3 will change from a "1" output to a "0" output. This will indicate
a problem with the power supply when the "power supply" Q output changes
from a "0" output to a "1'" output. The inverter and gate circuit functions
the same as the clock oscillator circuit.
3. 2. 6 Up-dlown Counl cr
The up-dowvn counter is divided between two printed circuit boards. The
counter circuit is shown on two schematic drawings 2873047 and 2873038.
Drawing 2873047 will be discussed first. The clock oscillator consists of
C3, R3,. R4, R5, and three inverters of U7. The three inverters provide the
gain and positive feedback necessary for a free running oscillator. The free
running frequency is about 100 KHz and determined by R3, R4, and C3. A
sync amplifier U9 receives a TTL signal on its input and synchronizes the
oscillator thru one of the inverte s. Amplifier U10 receives a TTL inhibit
signal and is used to inhibit the clock oscillator thru one of the inverters.
The output of the last inverter of U7 is coupled to 1/3 of U8 and both are
used as buffer amplifiers for the clock output. The clock squarewave is
AC coupled and differentiated into the two 3-input gates U3. Resistor R15
holds two of the gate irputs low, so both gate outputs will be high. The
leading edge rise time -e the clock would cause both gate outputs to go
netative to a low and produce a narrow width pulse. However, both gate
outputs must not be allowed to produce negative, ilses at the same time.
The up or down count command signals from the phase detector enter into
gate U8 on pins 2 and 6 respecitvely. The count commands will both be
low to stop counting and ahigh signal will cause that particular command to
count up or down. For example if the up command goes high the counter
should count up. With a command to count up the down command will be low,
this will keep pin 5 of U8 high during the clock pulse. This will allow the
counter U3 to count up. Two additional signals are connected to the gate
inputs, zero inhibit andl full inhibit. A zero. inhibit signal is produced w.en
all 12 counter outputs are low. This provides a low on pin 7 of gate US,
which inhibits the output of U8 and will not allow the countei to count down.
The same thing happens when all 12 of the counter outputs go high, a low is
provided on pin 1 of gate U8 and will not allow the counter to count up. The
zero inhibit is generated by open collector hex inverters U5 and also U2 on
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schematic 2873038. The full scale inhibit is generated by open collector
hex inverter U2 and also U3 on schematic 2873038.
The 12 bit counter consists of U3, U6, and also U1 on schema.tic 2873038.
In addition to being capable of counting up or down, each output may be
preset manually with twelve switches on the DCMS Display Unit.
Each counter output and the two inhibit signals are buffered and inverter to
provide both Q and Q outputs. This is provided by 5 hex inverters, U1 and
U4 on schematic 2873047 and U4, U5, and U6 on schematic 2873038. The
hex inverter outputs are protected from + over-voltages which might be in-
advertently applied, this consists of a resistor and 2 diodes for each output.
For example R25, CR5, and CR7 of U1.
3.2.7 Point Sensors
The point sensor circuit is shown on schematic drawings 2873041 and sheet
1 and 2 of drawing 2873044. The point sensor circuitry is designed to signal
condition 6 discrete liquid level probes of 5 pF each nominal capacitance
when empty.
Figure 3 shows a simplified drawing of point sensor No. 1 and some circuitry
common to all point sensors. The point sensor probe PC causes a current
flow fromnt the main probe E+ voltage into the point sensor transformer T1
and is of a phase.to oppose the current from probe PC' This reference
voltage is provided by transformer winding on the oscillator printed circuit
board., Each tapped section of the transforrmer provides about 2.5 volt p-ak-
to-peak for a total of about 7.5 volts peak-to-peak. The normal operating
voltage to the reference capacitor C3 is adjustable from about 2.5 to 5 volts
peak-to-peak with calibrate potentiometer RS.
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Photograph Point Sensor No. 2
Relay 1l is used to test a low probe (empty). Tile current fronm he(
reference capacitor C3 is larger than the current from probe PC' When
relay KI is cncrgizecl it reduces the voltage 2.5 volts to C3 and then the
current fromn the probe wvill be greater and cause the output of U3 to indicate
a full probe.
Relay K2 is used to test a full probe. The current from the full probe PC
is larger than the current from the reference capacitor C3. When the high
test relay K2 is energizee, it increases the voltage to C3 2.5 volts and
therefore the current due to the reference capacitor C3 will be greater.
This will cause the output of U3 to change from a full probe indication to
an empty probe state.
Potentiometer R7 is a quadrature null adjustment to null the quadrature of
all the probes simiultaneously.
The output of transformer T 1 goes into a wideband high gain operatic lal
anrplifier U2 which is used as an error amplif'er. The output of U1 goes
into the phase detector U2. Resistor R1 and capacitor Cl provide a 90
phase shift for the phase detectors. A 17 volt peak-to-peak sine wave from
the oscillator is applied to R1 and 1800 phase difference to G1. This 900
shifted sine wave is limited and squared in amplifier QI. Therefore Q1
provides a 90 phase shifted square wave to each point sensor phase
detector.
The output of phase detector U2 goes to the input of U3, an operational
amplifier used as an integrator. This removes the AC component and
provides high DC gain to increa: (e the signal ltvel of the phase detector
output.
Schematic 2873041 and sheet 1 of 2873044 show the six point sensor circuitry
which produces 6 discrete outputs. Sheet 2 of 2873044 shows the logic
to buffer the 6 discrete outputs and generates a 3 bit word.
Hex inverters U1Z and U13 are used as buffers and inverters for both Q and
Q outputs of the 6 point sensor outputs. A triple 3-input gate is used to
generate the three-bit word. An inverter is used to produce Q for each
output of the 3-bit word. A 1K ohm resistor and 2 diodes are used on each
output for protection of an over voltage which might be applied to an output
accidently.
3. 2. 8 Power Supply
Schematic drawing number 2873029 shows the power converter. The part
of this sy tern which is most critical to the operation of the unit and deter-
mines its ability to meet the regulation and EMI requirements is the re-
gulator arrangemnent. This cannot, in general, be a simple series regulator
since the power dissipation which is incurred at nominal input voltage, if it
is set up: to opera.te correctly at the minimum voltage, is prohibitive both
from a total efficiency point of view and due to the thermal aspects of the
concentration of high dissipation in one area.
The regulator which is used is a synchronized PDM stepdown pre-regulator
in which the series element QlO is operated in a switching mode. The
duration of the on period pulses fixes the mean output volLage from the
regulator and the square waves are LC integrated by L3 and C9-CO10 to
provide dc to the square wave dc/dc converter.
The operation is as follows. The leading edge of the dc/dc converter
square wave is differentiated to provide a synchronizing pulse to lock
the frequency of the regulator to that of the converter.
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Thle syn' pulse turns on a transistor QS which rapidly discharges the
regulator timing capacitor C8. C8 is contained within the feedback loop
of a series regulator type amplifier so that when C8 is discharged to ground,
the' series transistor Q10 is switched off. At the end of the short sync
pulse, G8 is charged linearly by tfihe differential input amplifier Q2-Ql
until a v-oltage is reached which brings the series transistor back on. The
feedback action adjusts the balance of the differential amplifier so that the
charging current to C8 and hence, the switch period duration, is modulated
to maintain the feedback voltage equal to a fixed reference.
Some features of this arrangement are that under start-up conditions the
circuit reverts to a series regulator and power is provided to start the
converter even under low voltage conditions. Also, under over-voltage and
surge conditions, the high voltage is developed only across the series switch
and driver and the regulator continues to provide the regulated output to
the convert. Additionally, the circuit is by nature a low pass filter and
thus' gives good rejection of ac ripple imposed on the dc input lines. This
rejectionris improved by the LC filter which is in the input leads for EMI
suppression reasons. Reverse polarity protection is also included on the
input line by CR 1.
The dc/dc converter which the pre-regulator supplies is a single transformer
circuit running at approximately 125 KHz in which the drive to the converter
switches is obtained from positive feedback windings on the power transformer.
The power t ansformer is not allowed to saturate due to the presence o'f a
timing inductor L4 on the converter switch base drive. A very small square
loop inductor L4 is used to dump base current when it saturates after a
fixed time interval. The r,:gentrative switch cycle is thus made to occur
without the large current spikes which characterizes the standard converters
of this type.
An additional feature is the switch start-up circuit which provides adequate
start-up current for any voltage and temperature comnbiniation and is auto-
matically biased-off when the oscillator starts to conserve that current and
improve efficiency. This start-up current is provided by Qll.
These features are combined to provide an efficient pre-regulated converter
which has been proven by experience. Typical all conditions output stability
of 5% and an high overall efficiency are obtained.
The output voltages of T1 are rectified and filtered and then must pass thru
RFI filters for very low RFI output.
4.0 - SPECIFICATION
4. 1.0 SCOPE
This specification covers the electrical performance of the Digital Capacitance
Measuring System to be used with the shuttle propellant management systems
and ground support equipment.
4. 1.71 CLASSIFICATION
The Digital Capacitance Measuring System, referred to as the DCMS unit,
provides maximum flexibility for accommodating various modes of operation,
operating ranges and sync capabilities. The system consists of a continuous
capacitance measuring system and a discrete capacitance system capable of
monitoring six (6) point sensor probes.
4.2.. 0 REQUIREMENTS
·
.r' . . . .. 
.
4. 2.1 PiERFORMANCE
~~~. - , .-
-. ' .[ .'.;
4. 2. 1. 1 1 Functional Characteristics
The DCMS is capable of continuous capacitance measurement in one of three
modes of operation: 1) Absolute Capacitance, 2) Capacitance Ratio, and
3) Capacitarce difference. The DCMS also provides for six discrete
capacitance measurements which can be used in conjunction with the continuous
system in order to expand its resolution or indepdently.
·. ... i ~ " ' ":
- 4. 2. 1. I.1 Continuous Capacitance Measurement
· . .-. ,- . ., - ,' ,-
4. 2. 1. 1. 1. 1 Operating Modes
a. Absolute Capacitance
- b. ACapacitance ratio
- c. Capacitance difference
Operating Range and Sensitivity
a. Absolute Capacitance
Range: 5 pf to 1000 pf full scale
Sensitivity: 5/1024 pf for 10 bit system
5/4096 pf for 12 bit system
b. Capacitance Ratio
Range: Reference capacitor 5 pf to 1000 pf,
Capacitance ratio 200:1 full scale maximum
with 5 pf reference capacitor, capacitance
ratio of 1:1 full scale maximum with 1000 pf
reference capacitor.
Sensitivity: 5/1024 x ratio for 10 bit system
5/4096 x ratio for 12 bit system
c. Capacitance Difference
Range: Common Mode and Difference
5 pf and 1000 pf
Sensitivity: 5/1024 for 10 bit system
5/4096 for 12 bit system
4. 2. 1. 1. 1.3 Accuracy: + . 075% +0. 1 pf x capacitance ratio.
4.2.1.1.1.4 Bridge
4. 2.1.1. 1.4. 1 Excitation Frequency: 30 kHz to 90 kHz
4.2.1.1.1.4.2 Excitation Voltage: 50 volts peak to peak nominal with
5% diierntial adjustment.
4.2. 1. 1o .2
4. 2. 1. 1. 1. 4. 3
4. 2.1.1.1.4.4
4.2. 1. 1. 1. 5
4. 2. 1 1. 1. 5. 1
4.2.1.1.1.5.2
4.2. 1. 1. 1.7
4.2.1.1.2
4.2.1.1.2. 1
4. 2.1.1. 2.2
4. 2. 1. 1. 2. 3
4. 2. i. 1. 2. 3. i
Output Impedance: 50 ohms nominal for absolute and
ratio operating modes and 75 ohms
nominal for difference mode
Input Impedance: 5, 20, or 45 ohm top
Counter Clock
Frequency: Nominal 100 Hz free-running, 10 kHz
maximum external sync for 10 bit system,
2. 5 kHz for 12 bit system
Sample Command: a clock inhibit is provided for
data sample hold.
Cable Length: A maximum of 92 meters of co-axial
cable with capacitance of 30 pf per foot.
Discrete Capacitance Measurement (Point Sensor)
Operating Range and Sensitivity
Range: 5 pf to 50 pf for 6 measurement operation or
5 pf to 300 pf for single measurement
Sensitivity: . 1%
Accuracy + 1%
Bridge
Excitation Frequency: Same as continuous measuren.ent
bridge.
Excitation Voltage: 50 volts peak to peak nominal
4. 2. 1. 1.3 Power Converter
The DCMS power converter operates from a dc power bus of 28 + 15% VDC.
The DCMS unit draws a maximum of 0. 8 amperes from the 28 volts bus.
4.2.l,1o.4
4.2.1.1.4.1
4.2.1. 1.4.1.1
4.2. 1..I4. I.2
4. 2.1..4. 1. 3
4.2.1. 1.4.2
Interface Requirements
Digital Outputs
Continuous Capacitance Measurement:
10 or 12 bit binary word present for parallel transfer.
Discrete Capacitance Measurement
a) 3 bit binary word representing sequential trip of the
six measurements
b) A single bit for each of the six measurements representing
the i; status
BITE
a) A single bit for each of the three test points and for
over-range and under-range indication
b) A single bit representing the cummulative status of the
tests points and the range indicators. (Operate/Non-
Operate).
Analog Output: An analog conversion of the digital output
of the continuous capacitance measurement
is provided.
4.2.,1. 1.122,3.2
4. 2. 1. 1. 4. 3 Intcrfacc Definition
of · AI Ca
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CONNECTOR FUNCTION '-
TEST SET INTERFACE
PIN NO. A to J5A/E117
FI'NCTION: Below Range Inh Q
VOLTAGE: OV to 0. 4V/
Z.4V to 5.5V DC
ORIGIN: IUp/Down Coulnter
DESTINATION: Tcst Set
SOTUR CE Z:
LOAD Z: > 10 K ohms
PIN NO. B to JqC/E115
FUNCTION: Over range Inh. Q
VOLTAGE: 0V to 0.4V/
2. 4V to 5. 5V DC
ORIGIN: Up/Down Counter
DESTINATION: Test Set
SOURCE Z:
LOAD Z7: > 10 K ohms
TITLE: 2873-545-104
MODEL: DCMS
REVISION: A
CONNECTOR: Ji AFD54-18-32SN
PIN NO. E to J5G/E51
FUNCTION: Health Mon-Power Supply
VOLTAGE: 0V to 0.4V/
2. 4V to 5. 5V DC
OR IGIN: Health Monitor
DESTINATION: Test Set
SOURCE Z:
LOAD Z: ~ 10 K ohms
PIN NO. F to J 5J/E49.
FUNCTION: Health Mon-Bridge OSC.
VOLTAGE: 0V to 0.4V/
2. 4V to 5. 5V DC
ORIGIN: Health Monitor
DESTINATION: Test Set
SOURCE Z:
LOAD Z: >-!0 K ohms
PIN NO.
FUNCTION:
VO1,TAGE:
C
ORIGIN:
DESTIN.!ATION:
SO1JRC'E Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINA TIOI'
SOURCE Z:
LOAD Z:
PIN NO. D to E99
FUNCTION: Clock Sync Input
VOLTAGC;E: 0V to 0.4V/
2. 4V to 5. 5V DC
ORIGJN: External Source
DESTi:ATION: Test Set
SOURCE Z: 2 K ohms
LOAD Z.: 5180 ohms
PIN Nu.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z: >
G to J5L/E50
Health Mon-Clock
OV to 0. 4V/
2. 4V to 5. 5V DC
Health Monitor
N: Test Set
_> 10 K ohms
H to J4A/El9
3 Bit Word 1 Q
0V to 0. 4V/
2.4V to 5.5V DC
Point Sensor
Test Set
10 K ohms
TITLE: 2875-545-104
MODEL: DCMS
CONNECTOR FUNCTION
TEST SET INTERFACE
REVISION: A
CON:NECTOR: Ji AFD54-18-32SN
PIN NO. J to J4C/EZ1
FUNCTION: 3 Bit Word 2 Q
VOLTAGE: 0V to 0. 4V/
2. 4V to 5. 5V DC
ORIGIN: Point Sensor
DESTINATION: Test Set
SOURCE Z:
LOAD Z: _ 10 K ohms
PIN NO. K to J4E/E23
FUNCTION: 3 Bit Word 4 Q
VOLTAGE: 0V to 0. 4V/
2.4V to 5.5V DC
ORIGIN: Point Sensor
DESTINATION: Test Set
SOURCE Z:
LOAD Z: 210 K ohms
PIN NO.
FUNCTION:
VOLTAGE:
L to J3b/E63
ADC/DAC Analog Out
0V to 5V DC
ORIGIN: ADC/DAC
DESTINATION: Test Set
SOURCE Z: 1 K ohms
LOAD Z: > 100 K ohms
PIN NO.
FUN CTION:
VOLTAGE:
M to
Common
J1P
PIN NO.
FUNCTION:
VOLTAGE:
N to
ADC/DAC
5VDC
J 3d/
Ref.
E62
Out
ORIGIN: ADC/DAC
DESTINATION: Test Set
SOURCE Z:
LOAD Z:
PIN NO.
FUN C TION:
VOLTAGE:
ORIGIN:
DESTINATIONI
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATIONI
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
P to
Common
J3c
q: Test Set
R to J5R/E100
Clock Inhibit
0V to 0.4V/
2. 4V to 5. 5V DC
External Source
[: Test Set
2 K ohms
< 180 Ohms
S
Chassis
OIRIGIN:
DESTINATION: Test Set
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION: Test Set
SOURCE Z:
LOAD Z:
TITLE: 2873-645- 104
CONNECTOR FUNCTION
TEST SET INTERFACE
MODEL: DCMS
REVISION: A
CONNECTOR: J1 AFD54-18-32SN
PIN NO.
FUNCTION: I
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO. I
FUNCTION: S
VOLTAGE:
ORIGIN:
DESTINAT ION:
SOURCE Z:
LOAD Z:
T to E58
Error Signal High
Filter Board
Test Set
J to E59
Shield
PIN NO.
FUNCTION:
VOLTAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
V to J5E/E56
Op/Non Op Q
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:'
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
Z to E61
Error Signal Low
PIN NO.
FUNCTION:
VOLTAGE:
W
Spare
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIG/I:
DESTINATION:
SOURCE Z:
LOAD Z:
X
Spare
y
Spare
a to
Shield
E60
TITLE: 2873-645-104
CONNECTOR FUNCTION
TEST SET INTERFACE
MODE L: DCMS
Rn E VISION: A
CONNECTOR: J1 AFD54-18-3ZSN
PIN NO.
FUNCTION:
VOLTAGE:
b
Spare
ORIGIN:
DESTINATiON:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOITAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
c to J4c/E46
Low Simulate
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINA 'TION:
SOURCE Z:
ILOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
d to J4d/E45
High Simulate
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE 7Z:
LOAD Z:
PIN NO. e to J4e/E48
I"UNCTION: - Full Probe Test
VOL rAAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUN CTION:
V () ,.'L A G E:
OlG I G 1N:
DESTINATION:
SOURCE Z:
LOAD Z:
.f
Spare
g
Spare
h
Spare
j
Spare
Iex
' 1 I S lee. J 0
CONNECTOR FUNCTION I-!2
TEST SET INTERFACE
TITLE: 2873-545-104
MODEL: DCMS
REVISION: A
CONNECTOR: J2 AFD54-18-32SW
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
A to E70
Counter IQ
0 V to 0.4 V/
2.4 V to 5.5 V DC
Up/Down Counter
Test Set E14
:10 K ohms
B to E71
Counter 2 Q
0 V to 0.4 V/
2.4V to 5.5V DC
ORIGIN: Up/Down Counter
DESTINATION: Test Set E15
SOURCE Z:
LOAD %: _> 10 K ohms
PIN NO.
FUNCTION:
VOLTAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINA TION:
SOURCE Z:
LOAD Z:
E to E74
Counter 16Q
0 V to 0.4 V/
2.4 V tc 5. 5 V DC
Up/Down Counter
Test Set E12
>10 K ohms
F to E75
Counter 32 Q
0 V to 0.4 V/
2.4 V to 5. 5V DC
Up/Down Counter
Test Set E2
10 K ohms
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:.
SOURCE Z:
LOAD 7Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
C to E72
Counter 4 Q
0 V to 0.4 V/
2.4 V to 5. 5 V DC
Up-Down Counter
Test Set E10
'10 K ohms
D to E73
Counter 8 Q
0 V to 0.4 V/
2.4V to 5. 5V DC
Up/Down Counter
Test Set Ell
> 10 K ohms
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOL TAGE:
ORiGETI:
DESTINATION:
SOURCE 7Z:
LOAD Z:
G to E64
Counter 64 Q
0 V to 0.4 V/
2.4 V to 5.5 V DC
Up/Down Counter
Test Set El1
:'10 K ohms
H to E6 5
Counter 128 Q
0 V to 0. 4 V/
2.4V to 5.5V DC
Up/Down Counter
Test Set E16
> 10 K ohms
TITLE: 2873-545-104
MODEL: DC1MS
CONNECTOR FUNCTION
TEST SET INTERFACE
PIN NO. J to E66
FUINC:TION: Counter 256 Q
VO LTA GE 0 V to 0. 4V/
2.4V to 5. 5V DC
ORIG0 [ N: Up/Dowvn Counter
DESTINATION: Test Set E17
S;OUR(JCIg Z:
LOA1) Z: _' 10 K ohms
RE ViSIO()N: A
CONNECTOR: J2 AFD54-18-32SW
PIN NO. N to E94
FUNCTION: Load-Counter Program
VOI,TAGE: 0V to 0.4V/
2.4V to 5. 5V DC
ORIGIN: Counter
DESTINATION: Test Set
SO)URCE. Z: 900 ohms
IjDAD Z: <_75 ohms
K t-o E67
Counter 512 Q
VOLTAGE: 0 to 0.4V/
2.4V to 5. 5V DC
ORIGI\ Up/Down Counter
DESTI\ AT ION: Test Set E19
SOUR C"' Z:
IOA1 : 10 K ohnms
PIN NO. I, to E68
FUNC'I ION: Counter 1024 Q
VOLTAGE: 0 to 0.4V/
Z. 4V to 5. 5V DC
ORIGIN: Up/Down Counter
DESTli'. TION: Test Set EZ0
SOURC.: 7Z:
OI..OAD : > 10 K olhms
PIN N'. M to E69
]UNG'i ON: Counter 2048 Q
VOL L,' ;1,: 0V to 0.4V/
.4V r to 5. ^V DC
(R1TC';1?: Up/Down Counter
DESTI ATION: Test Set E21
SOURC'.: Z:
LOAD": 10 K ohms
PIN NO.
FUJN CTION:
VO LTAGE:
P to E76
Counter Program 1
0V to 0. 4V/
2. 4V to 5. 5V DC
ORIGIN: Cotunter
DESTINATION: Test Set
SOURCIE Z: 2 K ohms
LOAD 7.: <180 ohms
PIN N(). R to E79
FUNCTI'ON: Counter Program 2
VOLTAGE: 0V to 0. 4V/
2.4V to 5.5V DC
ORIGIN: Counter
I)DESTINATION: Test Set
SOURCE, Z: 2 K ohms
LOAD Z: c 180 ohms
PIN NO.
FU7N C''TON:
V() [,T', ' . ; .
S to E77
Counter Program 4
OV to 0. 4V/
2. tV o 5. 5V DC
ORIGIN: Counter
DESTINATION: Test Set
SOURCIC, : 2 K ohnms
LOAD Z: <_180 ohms
PIN N().
FUlNCGI [ON:
TITLE: 2873-645-104
MODEL: DCMS
CONNECTOR FUNCTION
TEST SET INTERFACE
RE VISION: A
CONNECTOR: J2 AFD54-18-32SW
PIN NO.
FUNCTION:
VOLTAGE:
T to E78
Counter Program 8
0V to 0.4V/
2. 4V to 5. 5V DC
ORIGfhN: Counter
DESTINATION: Test Set
SOURCE Z: 2 K ohms
LOAD Z: c 180 Ohms
PIN NO.
FUNCTION:
VOLTAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD 7Z: <
X to E97
Counter Program 64
OV to 0.4V/
2. 4V to 5. 5V DC
Counter
Test Set
2 K ohms
180 ohms
IJ to E98
Counter Program 16
0V to 0.4V/
2. 4V to 5. 5V DC
ORIGIN: Counter
DESTINATION: Test Set
SOURCE Z: 2 K ohms
LOAD Z: _ 180 ohms
PIN NO.
FUNCTION:
VOLTAGE:
V to E95
Cotuter Program 32
0V to 0. 4V/
2.4V to 5, 5V DC
ORIGIN: Counmter
DESTINATION: Test Set
SOURCE Z: 2 K ohms
LOAD Z: 180 ohms
PIN NO. W to E96
FUNCTION: -Counter Progranm 128
VOI,FAGE:J OV t.o 0,, 4V/
2 4V to 5. 5V DC
UI GItN: Counter
DESTINATION: Test Set
SOURC1;, Z: 2 K ohms
LOAD Z: . '180 ohms
PIN NO. Y to E121
FUNCTION: Counter Program 256
VOLTAGE: 0V to 0.4V/
2. 4V to 5. 5V DC
ORIGIN: Counter
DEST'INATION: Test Set
SOURCE Z: 2 K ohms
LOAD Z: <180 ohms
PIN NO. Z to E122
FUNCTION: Counter Program 512
VOLTAGE: 0V to 0. 4V/
2. 4V to 5. 5V DC
ORIGIN: Counter
DESTINATION: Test Set
SOURCE Z: 2 K ohms
LOAD Z: c 180 ohms
PIN NO. a to E120
FUNCTION: Counter Program 1024
Nr) iTAGE: OV to 0. 4V/
2. 4V t-o 5. 5V DC
ORi2iN: Counter
DESTiNATION: Test Set
SOURCE Z: 2 K ohms
LOAD Z: _180 ohms
PIN NO.
FUN C TION:
VOLTAGE:
TITLE: 2873-545-104
CONNECTOR FUNCTION
TEIST SET INTERFACE
MODEL: DCMS
REVISION: A
CONNECTOR: J2 AFD54-18-32 V'iY.'
b to E119
Counter Program
0V to 0.4V/
2.4V to 5. 5V DC
ORIGIN: Counter
DESTINATION: Test Set
SOURCE Z: Z K ohms
LOAD Z: _C180 ohms
PIN NO. c to
FUNCTION: Common
VOLTAGE:
ORIGIN:
DESTINATION: Test Set
SOURCE Z:
LOAD Z:
J2d
PIN NO. f to
2048 FUNCTION: 0 Det Out
VOLTAGE:
ORIGIN: 0 Det
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
J4f/E47
g
Spare
PIN: NO.
FUNCTION:
VOLTAGE:
d to E124
Common
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION: Test Set
SOURCE Z:
LOAD Z:.
PIN NO. e
FUNCTION:. Chassis
VOL'I'AGE:
ORI rGIN:
DESTINATION: Test Set
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO. j
FUNCTION: Spare
VOLTAG.,E:
ORIGIN:
DESTINATION:
SOURCE 7Z:
LOAD Z:
PIN; NO.
FUNC TION:
VOLTAGE:
h
Spare
/', I
Ii,j. S~ ·
*\0 @0 · O
CONNECTOR FUNCTION ,e-iz
COUN fER/OUTPU T
PIN NO.
FUNCTION:
VOLJTAGE:
A to E81
Counter 1 Q
0V to 0.4V/
Z.4V to 5.5V DC
ORIGhIN: Up/Down Counter
DESTINATION: System Interface
SOURCE Z:
LOAD 7Z: >10 K ohms
PIN NO. B to E80
FUNCT'ION: Counter 1 Q
VOLTAGE: 0V to 0.4V/
2.4V to 5.5V DC
ORIG.N: Up/Dowvn Counter
DESTJN ATION: Systen Interface
SOURCT, 7Z:
LOAD -: ' 10 K ohms
TIT LJE: 2873-5, 5-104
MODEL: DCNMS
REVISION: A
CONNECTOR: J3 AEFD54-18-3P2FN
PIN NO. E to E85
FUNCTION: Counter 4 Q
VOLTAGE: 0V to 0.4V/
2. 4V to 5. 5V DC
OR IGIN: Up/Down Counter
DESTINATION: System Interface
SOURCE Z:
iLOAD Z: _ 10 K ohms
PIN NO. F to E84
FUNCTION: Counter 4 Q
VOLTAGE: OV to 0.4V/
2.4V to 5. 5V DC
ORIGIN: Up/Down Counte'
DI:ST'hA TION: System Interface
SOURCE Z:
LOAD 7: . 10 K ohms
PIN NO.
FUNCTION:
VOLTA;CE:
C to E83
Counter 2 Q
0V to 0.4V/
2. 4V to 5. 5V DC
PIN NO.
FUNCTION:
VOLTAGE:
G to E87
Counter 8 Q
OV to 0.4V/
2. 4V to 5. 5V DC
ORIGIFN- Up/ Down Counter
DESTIU \TION: System Interface
SOURCI: Z:
LOAD ': . 10 K ohms
PIN NO) D to E82
FUNc l7'O N: Counter 2 Q
VOLT/\ ;.:: 0V to O. 4V/
2. 4V t . 5V DC
ORIGIN: Up/Down Counter
DESTIN.\TION: System Interface
SOURCI: 7Z:
LOAD 7.: 10 K ohms
ORIGIN: Up/Dowvn Counter
DESTINATION: System Interface
SOURCE Z:
LOAD 7,: > 10 K ohms
PIN NO.
FUINCTiON:
V() L'TAGfq:
H to E86
Counter 8 Q
0OV to 0. 4V
:. 4V co 5. 5V DC
ORI(iJIN: Up/Down Counter
DESTIN/ATION: Systenm Interface
SOURCE Z:
LOAD Z: > 10 K ohms
TITLE: 2873-645- 104
MODEL: DC(';4M
CONNECTOR FUNCTION
TEST SET INTERFACE
PIN NO. J to E89
FUNCTION: Counter 16 Q
VOLTAGE: 0V to 0.4V/
2.4V to 5. 5V DC
ORIGIN: Up/Down Counter
DESTINATION: System Interface
SOURCE Z:
LOAD Z: >10 K ohms
PIN NO. K to E88
FUNCTION: Counter 16Q
VOLTAGE: CV to 0.4V/
2. 4V to 5. 5V DC
ORIG\IN: Up/Down Counter
DESTI?;.XTION: System Interface
SOURCE Z:
LOAD Z: > 10 K ohms
PIN NO. L to E91
FUNCTION: Counter 32 Q
VOLTAGE: 0V to 0o 4V/
2. 4V to 5. 5V DC
ORIGIN: Up/Down Counter
DESTINATION: System Interface
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
10 K ohms
M to E90
Counter 32 Q
OV to 0. 4V/
2. 4V to 5. 5V DC
REVISION: A
CONNECTOR.: J3 Af:4-- g32J2t1
PIN NO. N to El04
FUNCTION: (6,unt:r ,,i 0
VOLTAGE: OV to , ,-V/
2.4v 0 o,.. 5V )C-
ORIGIN: fp/Dosv', Counfter
DESTINA I'ION: Syt Te.~n -nterfa tCe
SOURCE Z:
LOAD Z: '10 O ,hr~
PIN NO. Pf
FUNCTION: Comtn,'lr 64 Q
VOLTAGE: 0\! to 0. -:V/
2. 4v to, r*! CX r1
ORIGIN: lip/I r),Wt -.,., i. r
DESTIINATION: . s t ite r/fact
SOURCE Z:
LOAD Z: > 10 K oh''rrn,
PIN NO. It t;
FUNCTION: (;-IL ,i' [ 'i8
VOLTAGE: OV t-, o.4'IV/
. j 06
Q
2.4V t¢, 5,5V DC
ORIGIN: lJp/1I':) . L (; I,.' .
DESTINATION: Systbc., Interface
SOURCE Z:
LOAD Z;
PIN NO.
FUNCTION:
VOLTAGE:
S UI ; 05CXuiti Ii i;i~
Ov Io ) . ).V/
2. 4 V ,, I ;' l, '}C
OR IGIN:
DESTINATION: System Interface
SOURCE Z:
LOAD Z: >1 0 K ohms
ORIGIN: ! p/1)' a / -J ' (I.itkt: r
DESTINATQiO'N: Systci:' interface:
SOURCE 'Z:
LOAD Z: > 1 ii ,,
'> I() 1', ,,h1rIv'
TITLE: 2873-545-104
MODEL: DCMS
CONNECTOR FUNCTION
COUNTER/OUTPUT
PIN NO. T to E108
FUNCTION: Counter 256 Q
VOLTAGE: OV to 0.4V/
2. 4V to 5. 5V DC
ORIG-IN: Up/Down Counter
DESTINATION: System Interface
SOURCE Z:
LOAD Z: 10 K ohms
PIN NO. U to E107
FUNCTION: Counter 256 Q
VOLTAGE: OV to 0.4V/
2. 4V to 5. 5V DC
ORICIN: Up/Down Counter
DESTINATION: System Interface
SOURCE Z:
LOAD Z: > 10 K ohrms
PINNO. V to E110
FUNCTION: Counter q12 Q
VOLTAGE: OV to 0.4V/
2.4V to 5.5V DC
ORIGIN: Up/Down Counter
DESTINATION: System Interface
SOURCE Z:
LOAD Z: 10 K ohims
R EVIS1ON: A
CONNECTOR: J3 AFD54-18-32PN
PIN NO. X to E112
FUNCTION: Counter 1024 Q
VOLTAGE: OV to 0.4V/
2.4V to 5.5V DC
OR IGIN: Up/Down Counter
DESTiNATION: System Interface
SOURCE Z.:
LOAD Z: 10 K ohms
PINNO. Y to E111
FUNCTION: Counter 1024 Q
VOLTAGE: OV to 0. 4V
2.4V to 5. 5V DC
ORIGIN: Up/Down Counter
DESTTNATION: System Interface
SOURCE Z:
LOAD Z: >10 K ohms
PIN NO. Z to E114
FUNCTION: Counter 2048 Q
VOLTAGE: OV to 0.4V/
2. 4V to 5. 5V DC
ORIGIN: Up/Down Cotulter
DESTINATION: System Interface
SOURCE Z:
LOAD Z: 10 K ohlms
PIN NO.
FUN CTI ON:
VOLTAGE:
W to EE109
Counter 512 Q
OV to 0.4V/
PIN NO.
FUNC'fT'ION:
V () LT. '1\ C; ,:
a to E113
Countecr 20480Q
0() to 0. 4V/
2. 4 v' to 5. 5V DC
ORIGIN: Up/Down Counter
DESTINATION: System Interface
SOURCE Z:
LOAD Z: . > 10 K ohms
2 41V to 5. 5V DC
ORIGi'". Up/Down Counter
DI!"ST1NATION: System Interface
SOURCE 7:
LOAD Z: > 10 K ohms
TITLE: 2873-545-104
MODEL: DCMS
CONNECTOR FUN'CTION
COUNTER OUTPUT
REVISION: A
-ONNECTOR: J3 AFD54-18-32PN
PIN OC.
FUNCTION:
VOLTAGE:
b to E63
ADC/DAC Analog Out
0V to 5V DC
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN: ADC/DAC
DESTINA-TION: System Interface
SOURCE Z:. 1 K ohms
LOAD Z: 7 100 K ohnms
PIN NO. (
FUNCTION:
VOLTAGE:
ORIGIN:-
DES TINAT ION:
SOURCE Z:
LOAD Z:
c to j3e
Common
System Interface
OR IGIN:
DESTINATION:
SOURCE Z:
LDOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
I),AD 7.:
Systxrn Interface
g
Spare
PIN NO..
FUNCTION:
VOILTAGE:
d to
ADC/DAC
5 V DC
E62
Ref. Out
PIN N(..
FUNCTION:
VOLTAGE:
ORIGIN: ADC/DAC
DESTINATION: System Interface
SOURCE Z:
LOAD Z:
PIN NO .. e to J5N
FUNCTION: C ,rnmnon
VOLTAGE:
ORIGIN:
DESTINATION: System Interface
SOURCE Z:
LOAD Z::
ORIGIN:
)DES;TINATION:
SOJURICT, Z:
LOA1) 7:
r)IN iNO.
l; N CT T.[O N:
¥ () T,"~ 'l .' :
ORIGIN:
DISTINA TIc)N:
SOU I( CE ':
LOAD Z:
Cha s sis
I;
Spa re
.N
CON4NEC(TO.-R f'lrNC;l[!N !'-_'
POI1NT SENSOR OT. I AArT
4
0
h0
6&I.0
00
NINECTO  ('FUN TIO  !':!-2
I ouTrPUT
}PIN NO. A to E19
FUNl iTION: 3 Bit Word 1 Q
VOLT'T\G.:': 0V to 0.4V/
2. 4 V to 5. 5V DC
'"Or- r' Point Sensor
DESTINA'TION1: System Interface
SOUiR ('E Z:
L,OAD Z: >10 K ohIms
PIN NO. B to E17
FUNCTION: 3 B3it Word 1 Q
VOt(L'AGE: 0 V to 0.4 V/
2. 4V to 5. 5V DC
ORIGh'I: Point Sensor
DESTINATION: System Interface
SOUR CE Z:
LOAD Z: 10 K ohms
PIN NO.
I"UNC ] iON:
VOI TAGE:
C to E21
3 Bit Word 2 Q
0 V to 0.4 V/
2. 4V to 5. 5V DC
ORIGCTIN: Point Sensor
DES l'I'NATION: System Interface
SOUR(CE Z:
IOAD:) Z: _10 K ohms
TITL,1E: 2873-645-104
MOI)1'\L: D)CMS
R E\V[SI()N: A
CONNECTOR: J4 AFD54-18-32PW
PIN NO. E to E23
FUNCTION- 3 Bit Word 4 Q
VOLTAGE: OV to 0.4V/
2. 4V to 5. 5V DC
ORIGIN: Point Sensor
DESTINATION: System interface
SOURCE: Z:
LO)AD Z.: - 10 K ohms
PIN NO. F to E20
FUNCT.JON: 3 Bit Word 4 Q
VOLTAGE: 0 V to 0.4 V/
2.4V to 5. 5V DC
O(RIGIN: Point Sensor
DI-EST'INATION: System Interface
SOIJURCE Z:
IOAD 1)Z: :>10 K ohms
PIN NO. G to El,
FUNCTI ON: Po!int Sensor ! Q
VOLTAGE: 0 V .o 0.4 V/
2.4V to 5.5V DC
ORIGIN: Point Sensor
DESTINATION: System Interface
SOURCE Z:
LOAD Z: > 10 K ohms
P-IN Ef,).
lFIJNC'1I ON:
VOTAi'_,:\G1E:
D to E18
3 Bit Word 2 Q
ov to 0.4V/
2. 4V to 3. 5V DC
()RIGr ,: Point Sensor
DIE.STINATION: System Interface
;()1.1\; ('.F; Z:
IOAD ,': .10 K ohms
PjII- NO. to E14
FIINC'F'TON: Point Sensor 1 Q
.\'j ".\]: O'V to 0. 4V/
'. V to 5 V I)C
OR ii I NJ: Point Sensor
DSTI NAT lON: System Interface
SOU C]E ;',:
LOAD /: >10 K ohms
TITLE: 2873-545- 104
MODEL: DCMS
CONNECTOR I'FUNCTION
POINT SENSOR O 1'TPU T
PIN NO. J to E15
FUliNCTJON: Point Sensor 2 Q
VOI,'J'AGE: 0V to 0.4V/
Z. 4V to 5.5V DC
ORIG1iN: Point Sensor
D)ES'i i'NA T'ION: System Interface
--':;I ?1O K hZ:
1,OAD Z: 10 K ohmxs
R EVISION: A
CONNECTOR: J4 AFD54-18-32PW
PIN NO. B to E8
FUNCTION: Point Sensor 4 Q
VOLTAGE: 0V to 0.4V/
2.4V to 5. 5V DC
OR IGIN: Point Sensor
DESTINATION: System Interface
SOURCE Z:
LOAD Z: >10 K ohms
PIN NC)O.
FUNCTION:
VOLTAGE:
K to El3
Point Sensor 2 Q
0V to 0.4V/
2.4V to 5. 5V DC
PIN NO.
FUNCTION:
VOLTAGE:
p to E9
Point Sensor 4 Q
0V to 0.4V/
2.4V to 5.5V DC
ORIGIN: P'olnt bensor
DESTINATION: System Interface
SOUR CE Z:
LOAD Z: -10 K ohms
ORIGIN: Point sensor
DESTINATION: System Interface
SOURCE Z:
LOAD Z: 10 K ohms
PIN NO().
F UN C 'LTIO N:
VOLTAGE:
I., to E1 1
Point Sensor 3 Q
0V to 0.4V/
2. 4V to 5. 5V DC
PIN NO.
FUNCTION:
VOLTAGE:
R to E7
Point Sensor ' Q
OV to 0.4V/
2. 4V to 5. 5V DC
ORIGINI: Point Sensor
DESTINATION: system Interface
SOOURCE Z:
l.OAD Z: > 10 K ohms
PIN NO.
FUN CTION:
VOCTA GE:
M to E12-
Point Sensor 3 Q
0V to 0.4V/
;. IV to 5. oV DC
C)RI C,-;: Point Sensor
DI')ST]NATi'ON: System Interface
SOURCLE Z:
LC'A1) Z: > 1)0 K ohms
ORIGIN: Point Sensor
DESTINATION: System Interface
SOURCE Z:
LOAD Z: 10 K ohms
PIN NO. S to El0
FUNCTION: Point Sensor 5 Q
V(OL' .. E: nV to 0. 4V/
2.4V to 5. 5V DC
ORIGIN: Point Sensor
DFSTINATION: Systern Interface
SOURCi- Z:
LOAD Z: . 10 K ohms
TITLE: 2873-545- 104
MODEL: DCMS
CONNECTOR I UNCTION
POINT SENSOR OUTPUT
REVISI(rN: A
CONNECTOR: J4 AFD54-18-3ZPW
PIN NO. T to E24
FUNCTION: Paintp.6osor 6 Q
VOLTAGE: 0V to 0. 4V/
2. 4V to 5. 5V DC
ORIGIN: Point Sensor
DESTINATION: System Interface
SOURCE Z:
LOAD Z: ?C 1G K ohnms
PIN NO.
FP)NC TION:
VOLTAGE:
OR IGIN:
DESTiNATION:
SOURCE Z:
L(:AD Z:
X to
-28 V in
FL2
Systerrm Interface
PIN NO.
FUNCTION:
VOLTAGE:
U to E22 -
Point Sensor 6 Q
QV to 0. 4V/
2.4V to 5.5V DC
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN: Point Sensor
DESTINATION: System Interface
SOURCE Z:
LOAD Z: >10 K ohms
ORIGIN:
DESTIN4ATION:
SOURCE Z:
LOAD Z:
System Interface
PIN NO.
FUNCTION:
VOLTAGE:
V to FL1
+28 V in
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
System Interface
PIN NO. W to
FUNCTION: +28 V in
VOLTAGE:
FL1
ORIGIN:
DESTINATION: System Interface
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTTO'I:
VOLITAGE:
ORIGIN:
DESTINATION:
SOU R CE Z:
LOA.D Z:
System Interface
a to
Conmm on
J2c/J4Z
System Interface
Y to
-28 V in
FLZ
Z to
Common
J4a
TITLE: 2873-645-104
MODEL: DCMS
CONNECTOR FUNCTION
POINT SFENSOR OUTPUT
REVISION: A
CONNECTOR: 34 AFD54-18-3ZPW
PIN NO.
FUNCTION:
VOLTAGEs
b
Chassis
PIN NO.
FUNCTION:
VOLTAGE:
f to E47
0 Det Output
ORIGIN:
DESTINATION: System Interface
SOURCE Z:
LOAD Z:
PIN NO. c to Jic
FUNCTION: Low Simulate
VOLTAGE:
ORIGIN:
DESTINAT ION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
d to Jld
High Simulate
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO..
FUNCTION:
VOLTAGE:
e to Jle
Full Probe Test
PiN NO.
FU N C', "TO N:
VOLTi.GE:
ORIGIN:
DESTINATIO,;:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:-
g
Spare
h
- Spare
j
E5T) arc
'0
CONNECTOR FUNCTION "'"-
HEALTH MONITOR
TIT LE: 2873-545-104
MODEL: DCMS
REVISION: A
CONNECTOR: J5 AFD54-14-19PN
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINAT iON:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
A to El17
Below Range Inh. Q
OV to 0.4V/
2.4V to 5.5V DC
Up/Down Counter
System Interface
.10 K ohms
B to El18
Below Range Inh. Q
OV to 0. 4V/
2. 4V to 5. 5V DC
Up/Down Counter
System Interface
10K ohms
C to Ell5
Overrange Inh. Q
OV to 0.4 V/
2. 4 V to 5. 5V DC
Up/Down Counter
System Interface
10 K ohms
D to E116
Over Range Inh. Q
0 V to 0, 4 V/
2. 4 Vr to 5. 5 V DC
Up/Down Counter
System Interface
PIN NO.
FUNCTION:
VOLTAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
IOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VT Li]'AGE:.& C
o N I GLIN:
DESTINATION:
SOURCE Z:
LOAD Z:
E to E56
Op/Non-Op Q
OV to 0.4V/
Z. 4V to 5. 5V DC
Health Monitor
System Interface
>10 K ohms
F to E55
Op/Non-Op Q
0V to 0. 4V/
2.4 V to 5. 5V .DC
Health Monitor
System Interface
?1 OK ohms
G to E51
Health Mon-Pwr Sup Q
0V to 0. 4V/
2.4V to 5. 5V DC
Health Monitor
System Interface
> 10 K ohms
H to E52
Health Mon-Pwr Sup Q
0 V to 0. 4 V/
2.4 V to 5o 5 V.DC
Health Monitor
System Interface
p- 10 K ohmsLOAD Z: > 10 K ohms
TITLE: 2873-545-104
MODEL: DCMS
CONNECTOR FIUNCTION
tHEALTH MONITOR
REVISION: A
CONNECTOR: J5 AFD54-14-19PN
PIN NO. J to E49 PIN NO.
FUNCTION: Health iMcn-Bridge Osc FUNCTION:
QVOLTAGE: OV to 0.4V/ VOLTAGE:
2. 4V to 5.5 V DC
ORIGIN: Health Mlonitor ORIGIN:
DESTINATION: System Interface DESTINATTON:
SOURCE Z: SOURCE Z:
LOAD Z: ?' 10 K ohms LOAD Z:
N to
Common
J5P
PIT NO. K to E54
FUNCTION: HealthkMon-BridgeOsc QVOLTAGE: 0V to 0.4V/
Z. 4V to 5. 5V DC
ORIGIN: Health Monitor
DESTINATION: System Interface
SOURCE Z:
ILOAD Z: - 10 K onrns
PIN lNO. L to E50
FUNCTION: Health Mon-Clock Q
VOLTAGE: 0V to 0. 4V/
2. 4V to 5. 5V DC
ORIGIN: Health Monitor
DESTINATION:' System Interface
SOURCE Z:
LOAD Z : >10 K ohms
PIN NO. M to E53
FUNC TION: Health-Mon-Clock Q
VOLTAGE: 0V to 0. 4V/
Z. 4V to 5. SV DC
ORIGIN: Health MIonitor
DESTINATION: System Interface
SOIlCiGE Z:
LOAD Z: l10 K ohnms
PIN NO.
FUN C TION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUN C TION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOI TAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:-
P to
Common
j4Z
System Interface
R to J1R
Clock Inhibit
0V to 0. 4V/
2.4V to 5. 5V DC
External Source
System Interface
S
Chassis
System Interface
System Interface
TITLE: 2873-545-104
MODEL: DCMS
CONNECTOR FUNCTION
HEALTH MONITOR
PIN NO.
FUNCTION:
VOLTAGE:
T
Spare
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUN C TION:
VOLTAGE:
U
Spare
ORIGIN:
DESTINAT ION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE -
REVISION: A
CONNECTOR: 35 AFD54-14-19 PN
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORiGIN:
DESTINATION:
SOURCE Z: .
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
· T'-, r rr 'T .:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:-
TITLE: 2873-645-104
CONNECTOR FUNCTION
UNKNOWN INPUT
MODEL: DCMS
REVISION: A
CONNECTOR: J6 TNC KA 7959
PIN NO.
FUNCTION:
VOLTAGE:
Center Conductor to
Unknown Input
E44 PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION: System Interface
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINAT ION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
Shield to E42
Common
System Interface
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO,
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTIOII:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINAt' ION:
SOURCE 7:
LOAD Z:
TIT LE: 2873-545-104
MODEL: DGMS
i; ' ; t!. '1RENCE l'llT
I E1 VISI OtN:
PiN. NO. Ceni.
FU NCTION:
() I.,TAGE:
I. filGIN:
D ESTINATION:
SOURCE Z:
; OA D A.:
¥'£N NO.
r'U N C TION:
V(') LTAGE:
4 l' -\; it JEN
D ESTlN AT ION:
SOURCE Z:
LO:) . D Z:
,r Conductor to E43
Referen,; c Input
System, Interface
:hi e ld
Conlnlon
to ' t4I
System Interface
iCONNE CTOR:
PIN NO.
FUNCTION:
VO LTI'AG1;:
()1iGIN:
DI-ISTINA TrION:
SOURCi;, 7Z:
1_)A 1) Z:
I 'IN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
D E ST IiA TION:
SOURCE Z:
LOAD Z:
J7 TNC IA79Y')
t Iii ;qO.,
'i.N ;TIO .i:
'\o I,TAGE:
i .,N1 ,84 )
I-' TI iN C''l )N;
VO L TA G E;:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
)ORiGIN:
DESTINATION:
SOJURCE Z;
LOAD Z:
PIN NO.
FUN CTION:
VOLTAGE:
u ! I G1N:
D FSTi ,NA 'i"IiN:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTIOI4:
V() LTAGE:
13 E , TNl:\lTION:
SOURCI, 7:
LOAD Z:
A
TITLE: 2873-545-104
MODEL: DCMS
CONNECITOR FITN'NCTION
BRIDGE OSC OUTPUT
PIN NO. Center Conductor to E35
lFUNCTJON: Bridge Osc E -
VOLTAGE:
ORIGIN: Bridge Oscillator
ETiYINATION: System Interface
LO;D0UKi 7.:
IOA D Z:
R1 I: VISION: A
CONN-ECTOR: J8 TNC KA7959
PiN NO.
FLUUNCTION:
VOLTAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOA D 7:
PIN NO). S
FUNCTION: C
VO ,LTA\ G E:
ORIGIN:
DES IDNAT ION:
SOUfRCE Z:
LOAD 7:
3hield to E32
tommon
System Interface
P'IN NC).
1' N C 'IO N:
VOLTAGE:
ORIGIN:
D) ES Ti NAT ]'ION:
SOURCE Z:
LOA D) 7:
PIN NO.
FLUN (CTION:
\ or.'FAeG,1:
(')N\ 1CI;
DIST I N'\ TION:
SOURCE Z:
LOAD ":
PIN NO.
I'UNCTION:
VOLTAGE:
ORIGIN:
I)ESTINA TION:
SOl URCE Z:
LOA D 7Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD 7Z:
PIN NO.
FUNCTION:
\ 0) L TA 1GE:
OIJRIGIN:
DI'iSTII\A TION:
SOURCE Z:
LOAD Z.
TITLE: ZP.73-545-104
MODEL,: DCMS
CONNECTOR FUNCTION
BRIDGE OSC OUTPUT
PIN NO. Center Conductor to E34
FUNCTION: Bridge Osc E-
VOLTAGE:
ORIGIN: Bridge Oscillator
DESTINATION: System Interface
SOURCE Z:
LOAD Z:
R E VISION: A
CONNEC'rOR: 39 TNC KA7959
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO. S
FUNCTION: C
VOLTAGE:
ORIGIN:
DESTINAT ION:
SOURCE Z:
LOAD Z:
;hield to E31
;ommon
System Interface
PIN NO.
FUNCTION:
VO LTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD 7Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOL'T'AGE:
PIN NO.
FUNC''TON:
Vo) T' TAGE:
ORIGIN:
DESTINATION:
SOUR1CE Z:
LOAD Z:
O UIGhN:
DESTINATION:
SOURCE Z:
LOAD Z:
TITLE: 2873-545-104
IMODEL: DCMS
CONNECT1(C:i FUNCIG'rON
PCKNT SENSt O INPUT
PIN NO. Center Conductor to EZ5
I:'Ni'TION: Point Sensor #1
V O !5. T GE:
R EVISiON: A
7:ONNIECTOR: J10 TNC KA7959
PIN NO.
F UNCTION:
VOi,TAGE:
SC)PC
VO I A .::
0 T(iCRN':
DFUI 'I , ATI'CN : O
SO lICE;]1 AiO:
I tOAD :
.Systenl Interface
iiel. l to E26
Conmor
System Interface
ORIGIN:
DESTINATION:
So UrI CT E /,:
LOAD Z:
PIN NO.
]UIJNC TION:
VOLTAGE:
OR J'I N:
D E,;'! JNA TION:
SOURCE Z:
LOAD Z:
l i, iO.
VOL'T'AGEL:
PI.N i.'O.
FUNCI'ION:
VOLTAGE:
ORIGCIN:
I)ES'['I NA 'I'I(Ji;:
SOURCE Z:
LOAD i:
ORIGIN:
SOURCE Z:
.1. A D Z:
:'[N IIN C .
VOl)'j.I\ G !"\:
PIN LX().
FIT N (': ' I ) :
V (') I., 'I', ( I, ::
(')Ix I(,i C,:
D])}-.'I i A T'ION:
Soll-C)AD; Z:
LOA I) Z:
( )I'4 i] :i Cli :
D1] ::';']-'Fl,\ I'], ON:
S-C) 1fl (.]:; 1 Z:
IA)AI ) Z:
TITLE: 2873-545-104
MODEL: DCMS
CONNECTOR FUNCTION
POINT SENSOR INPUT
PIN NO. Center Conductor to E27
FUNCTION: Point Sensor #2
VOLTAGE:
ORIGIN:
DESTINATION: System Interface
SOURCE Z:
LOAD Z:
REVISION: A
CONNECTOR: Jll TNC KA7959
PIN NO.
FUNCTION:
VOLTAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUN C TION:
VOLTAGE:
Shield to
Common
E28 PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION: System Interface
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:'
VOLTAGE:
ORIGIN:
DESTINA. TION:
SOURCE Z:
LOAD Z:
PIN NO.
FUtJNCTION:
\VO LTAGE:
ORIGIN:
DEST1NA TION:
SOURCE Z:
LOAD Z:
TITLE: 2873-545-104
MODEL: DCMS
CONNECTOR FUNCTION
POINT SEN'OR INPUT
PIN NO. Center Conductor to E29
FUNCTION: Point Sensor #3
VOLTAGE:
ORIGIN:
DESTINATION: System Interface
SOURCE Z:
LOAD Z:
REVISION: A
CONNECTOR: J12 TNC KA7959
PIN NO.
FUNCTION:
VOLTAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUN C TION: (
VOLTAGE:
ORIGIN:
DESTINAT ION:
SOURCE Z:
LOAD Z:
Shield to E30
Common
System Interface
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTiNATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINA TION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
TITLE: 2873-545-104
MODEL: DCMS
CONNECTOR FUNCTION
POINT SENSOR INPUT
PIN NO. Center Conductor to E5
FUNCTION: Point Sensor #4
VOLTAGE:
ORIGIIT:
DESTINATION: Sy stcn Interface
SOURCE Z:
LOAD Z:
REVISION: A
CONNECTOR: J13 TNC KA7959
PIN NO.
FUNCTION:
VOLTAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO. '
FUNCTION: (
VOLTAGE:
ORIGIN:
DESTINAT ION:
SOURCE Z:
LOAD Z:
Shield to E6
Cornron
System Interface
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DE ST LNA TION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINA TION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTA CI:
PIN NO.
FUNCTION:
\VOJ,'AGE:
OR I GIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGE':
DESTINATION:
SOURCE Z:
LOAD Z:-
TITLE: 2873-545-104
MODEL: DCMS
CONNECTOR FUNCTION
POINT SENSOR INPUT
PIN NO. Center Conductor to E1
FUNCTION: Point Sensor #5
VOLTAGE:
ORIGIN:
DESTINATION: System Interface
SOURCEr Z:
LOAD Z:
REVISION: A
CONNECTOR: J14 TNC KA7959
PIN NO.
FUNCTION:
VOLTAGE:
OR IGIN:
DESTINATIO N-
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINAT ICN:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINX, TION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
Shield to E2
Common
System Interface
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
OT L'TAGE.
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z: -
TITLE: 2873-545-104
CONNECTOR FUNCTION
POINT SENSOR INPUT
PIN NO. Center Conductor to E3
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINA TION:
SOURCE Z:
LOAD Z:
PIN NO.
FUN C TION:
VOLTAGE:
ORIGIN:
DESTINAT ION:
SOURCE Z:
LOAD Z:
Point Sensor #6
System Interface
Shield to E4
Common
System Interface
MODEL: DCMS
REVISION: A
CONNECTOR:
PIN NO.
FUNCTION:
VOLTAGE:
OR IGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTENATION:
SOURCE Z:
LOAD Z:
J15 TNC KA7n59
PIN NO.
FUNCTION:
VOLTAGE:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
PIN NO.
FUNCTION:
VOLTAGE:
PIN NO.
FUNCTION:
VOLTAGE:
ORIGIN:
DESTINATION:
SOURCE Z:
LOAD Z:
CR.( :I':
DESTINATION:
SOURCE Z:
LOAD Z:
4. 2. Z MECHANICAL
4. 2. 2.1 Construction
The DCMS unit is modular in design permitting easy removal of PC Board
Assemblies. The PC Board Assemblies are conformal coated for environ-
mental protection.
4.2.2.2 Size
The DCMS unit has a volume of 360 cubic inches not including mounting
bosses or connector protrusions. The unit is 6 inches wide by 6.5 inches
high by 9. Z inches long.
4.2.2.3 Weight
The weight of the DCMS unit is 12 pounds maximum.
4.2.2.4 Connector
The DCMS unit has 15 connectorsmounted on the top surface. The 15
connectors consist of 10 co-axial connectors and 5 multi-pin connectors.
ENGINEERING MODELS
The hardware phase of the contract consisted of a breadboard and three
engineering models. The breadboard was used to prove out the basic design
as well as the multi-mode aspects of the DCMS unit. Three engineering
units were then fabricated incorporating specific modes of operation, These
modes are delineated below.
ENGINEERING MODEL NO. 1
Operation Mode - Absolute Capacitance
Operating Range
Continuous - 60 to 70 pf
Discrete - 5 to 8 pf (5. 5 pf threshold switch point)
Bridge Excitation Frequency - 90 kHz
Continuous digital output - 12 bits
Continuous Bridge input impedance - 5 ohms
Counter clock free-running frequency - 100 Hz
Maximum Sync frequency - 2.5 kI-Iz
ENGINEERING MODEL NO. 2
Operation Mode - Absolute Capacitance
Operating Range
Continuous - 100 to 120 pf
Discrete - 5 to 8 pf (5. 5 pf threshold switch point)
Bridge Excitation Frequency - 60 kHz
Continuous digital output - 12 bits
Continuous Bridge input impedance - 5 ohms
2eounter r1 ock free-running fiequency 100 Hz
Maximum Sync Frequency - 2, q kHz
5. 0
ENGINEERING MODEL NO. 3
Operation Mode - Capacitance Difference
Operating Range
Continuous + 20 pf probes capacitance 400-800 pf
Discrete - 5 to 8 pf (5. 5 pf threshold switch point)
Bridge Excitation Frequency - 30 kHz
Continuous digital output - 12 bits
Continuous Bridge input impedance - 5 ohms
Counter clock free-running frequency - 100 Hz
Maximum Sync Frequency - 2.5 kHz
All three engineering units were thermally tested and performance monitored
using the DCMS Test Set. The result of these tests are included in this
section. Based on these tests, the electrical design goals were reached
and successfully demonstrated.
-- - -=n- -
[| TITLE DCMO
MODEL 2873000-1
SC1 SYSTEI-S, INC.
REViSIOI DATE PAGE / OF 3
Serial No. 00/
Range 6 C) - 70 Freq. c? H 1
Analog Output (volts) for Indicated Count
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I-
- --- I--
4-
I 7,lo
#=- '. s.
SCI SYSTEMIlS, INC.
Range 6 C - 7 C
TITLE - DCIMS
MODEL 2873000-1
REVISION DATE PAGE -.. OF --
Se ri. No. , O_ /
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SCI SYSTEMS, INC.
Freq. rl C, ,,_ ~
TITLE.
MODEL
DCMS
2873000-1
REVISION DATE
Serial No. 0, /
PAGE " OF'3
Cable Length 5 fT.,
Point Sensor Threshold Capacitance
Sensor -40C 20C 25 C 71 Remarks
. ]. 5 3
2 S5.53 5,4 3 .5 53
5 s6 '5.5S . I . 5 ' i
6.5, 5. 0 , 5. I ,- 3 5'3
Level Simulation Test
Test Read Out Count __...
Low 2C2 2cC 2oo Zo _
High 39L_ .3'- T c] : '. !/'''_
Full I3c75 j 9 3 J 3 ac _ _ _
DATE- TAjF BY: _ _ IUTN  13Y: .A1/
SCI FORM 810- 032
-
|. TITLE DCMS
.MODEL Z873000- ].
SCI SYSTEW1S, INC. MODEL
REViSION DATE PAGE / OF
Serial No. O
Range /ape /2, Freq. (' dz12
Analog Output (volts) for Indicated Count
0 ,o& + O7aou, 8 o0 0 0 .,.0Count- -40 C -20 C 25 C 71 C Remarks _____
.- 10. --iOD-7] -
200 6 ,26C5 .24 6 82.4/7
400 9 6-6 ' 49 4 9 0 3 -
-*-4 .) ... - . [;7- ,
600 174 /7 .759 6 ,T to I 727 :
800 96 B 9 7 71
o000 I.2325 /.2 3 .222 5 I/. 2 I29_
120) /,4-76f 1/.472-3.4q4 J-I537 3-7
1400 /.7223 /.7165 1 7D9/ | ,
____ J '7/ ~'5 L o i I _
1600 94i,7/ /,' &{,o 1.9 52 , I/,C92
,8100 ~27--F
1800 2.2./23 122 o7D 12,196- 2. 13B/ 71
zoo2 25g3 ,q 56 '5 12,4 z_57_
.220to 9.17oo v.§ vJ7 ,,b-__ 
_ .2__
- . __.K*2 --
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2600 3.1// 3./ 5o g./ 9o ..1
2800 3. - ¥"513 ..4-3o7 4.
-~ t _ -- __ '_ ---3- --- 5I --
3000 ' ,, 2 3J3, 75015.,s' 7 :o]o . ~- , ..1 -- .-
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3600 2 4.4A/7Kr,4o0c'+,f73 1f,520l
3800 4-. ,53+9 I4± 52t?+,-2o-'I
4 0 00 4, 9 0 904 eqffl4, 7 b .g
_ *- *-- * - I - - * * - - **. , .. . 9 . . ... c .
. 29 o/•5 1S92 1' 4.9b4g0 [
Sd~~~~ -0R 8002 DT 1A]NB:SCI FOR.M 010 -032 DATI' 'PA X F, N 13 "I":
- -CMS
TITLE DCMS
MODEL -2873000-1SCI SYSTEMS, INC. MODEL
REVISION DATE PAGE 2 OF 3
Serial No. OO 2
Range ./p- ~, /2~.Freq .. f/z Cable Length 5fto
Probe Capacitance (pf) for Indicated Count
Count | -40 0 C -200 C 25 0 C 71°C Remarks
200 9/.5 j 95, // aa.'5o5 - 0/. 2j _° _ __
400 /-.. 140 1 io/.955 / °2.dOO' /D22.b1
'600 1o 2.3 +5 ioa2,55 I/o 3-. oS Jo D _2 35
800 /3 v 3 0 /03,SO _ _ i _ oS /_ _ _ _ 2/_
1000 /•S?25 /o4-,95 /5o65>5 l5, 9510
2zoo / 5 .2o, o.5 50,,_ _, _S _ ioG./ 75 ' _ . :_
1400 ' " /./D ,P6. e45 / 2./ 5 0 ...
1600 /17SD 7. 645- t /7. . /o 25'
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322000 / 5 //D. /. 2 5 // D 1- 1020 /- 0 60
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260o // 2, 7 5 // .~ 4./, o'._s 1 iX S //5o
-. -- --- - ---------
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-. - ,////-,_--z 1
SCi FORM 810-Q32 DA;TE TAKs <3''lEN BY: Z. tefAA1/JZ
i .
[- ¥ TITLE DCOS
?.873000-1
S SYSTEMS, INC. MODEL 2873000-1SEm sYSTEt.AS, INC.
REVISION DATE PAGE - OF
Scrial No. 0 --2
Freq. 6 O Jz- Cable Length 5,'t
Point Sensor Threshold Capacitance
Sensor -40 C -20°C 25 C 71°C Remarks
1 1 7 S 5 5 1 5. 4-79+ 4 5- -IS-.+ Lo 5.4 71 -, +4 g -
3 [S' 4- W~ 5. Se 2 ,LA- 7 1 4I69 22I57. _02_ 5 .4}70
4 15t 492 5.o .7
5 is, ~- 2 5.o e- 7 5/2 5.+ S 2
6 -5 ./ 5. 5 S" 5: /2 5.4s
Level Simulation Test
Test Read Out Count ..-.
Low 2 o / 2 | /98 2 2__
DATE: p/ . 1 73 TAR.EN BY: . ... Z
SCI FORM 810-032
SCI SYSTEMS, INC.
Range
Analog Output (volts
TITLE DCMS
MODEL 2873000-1
REVISION DATE .PAGE / OF PG
Serial No. 0 03
ifFreq. 3o keHzC
) for Indicated Count
Count -40 C -20 C Z5 0 C 71 0C Remarks
0 .0 - o2/ oO OO 2 -7; 0 4; 7
-o -- - o ._ -~~ ~6~.~1
400 2 '7 4 52 ,( ? o.2,- ? 
__.-'_
600 7 3 7 3 ,_ 7 ' .,/5 72 2 3
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: _ 
_ __, 7
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14oo00 1 ,13 / ;7 //b /7o73j / 7020
1600 ,957 S0__./._ _ 
__ __ _
1800 2 . o 2. / _,_ - /_2 // __5
2000 2, ,q-y 2- D Z 4- 3 A
2200 - 2 1, 0 2 ? /57. 1
2400 , 337 2..7 / 3 29 2 3o 2-9 ,g
z6oo 3, 1 ,1 ,/77 3.1/o
.2800 , 2 z z 35, 4 o ¥4Io 2 -4o
3000 3(L G 444
-2,. . -. (, 4.
3200 j.70 7 j;,9 • 951 5 ,'_o_,
3 4 oo .% 3'G- o 9,//0 4,~15 : '14 .~ 5 
____ 
____
~ ~7 ..... . ......................... ... - -
3600 30 _ S_ t,3 1L -
3800 q,, .zz .4_ 
_|
4 001 s +41 - 4,773 ( 2
4095 L/O , ?,?7 ,_ . _
.C pO; | , /5,73 TAKEN 3Y: Z/ C./4A,,'<.
I - ·- - --- -- I LllllC·53
-
-
-
- - -
-L 2 D P-F
SCI FO RM 810 - 032 DT-
_ ___ 
I_ 
_
-' I .
SdC SYSTEMS, INC.
Range 2 0 p-
: TITLE
MODEL
DCMS
2873000-1
REVISION DATE PAGE 2 OF 3
Serial No. OD
Freq. -5 0 K - Cable Length- 5-t.
Probe Capacitance (pf) for Indicated Count
Count -40 C -20 C 25 C 7i C Remarks
0 -2 o.240 -20.2o -2O .o/. -/9 o o
zo200 -/ 8 22 -/, 8 2 05 -/ ./5 -/Z o20
400 -/6 2o5 -/6, /6 -16. bs --./545s
600 J-i /70 .14,//5 -/e o/Do -/15. 75
800 -12, /55 -/2.o?5 j-2 / o/-/,. 9,c
i-oo -_7.. -/ /5 / -ps - 9 J : 0
1400 6
1600 - -. - -9 . I_ _ ___
1600 - .- o-3'.v/5 j-15-4. osI,02
1800 2.e 05 - I. 75 -2. ooo -2 05
2000 - O. 05 , / 65 e 6 .ODa --. 08
2200 - /./26 2.2o5I 2,oo.0 1. 9.5
2100 -0/ 4 .2'5,' 4. 0oo | , _O
2600 -2 o S - _ 7_5 __ _ _ o_ - 2._
oo00 F, 056 . :5 . _,_ 7- -
3000 / 0.o6l /. 3727 /o. ?OsI. 7o O
3200 /2, P0075 /1.-/ I5 12,. o/o 1/745 j
,- - v--,.-- - - ---- --
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4'000
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2o0 /9 655
SCI FORM 810 032 DATE Apt-il 5. /977 ; T
I-
---
I
- -_ _ _ .  - *- -
I ~ ~ ~ ~ - - - - - - - - - - -
.
N --- · -- -
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;2 C),165 2a,596--[
TITLF DCMS
2873000-1
SCL SYSTEMS, INC. MODEL
REVISION DATE PAGE 3 OF 3
Serial No. 6,3
Freq. O k 14z Cable Length 'CC-
Point Sensor Threshold Capacitance
Sensor -40 C -20 C 25 C 71 C Remarks
1 5. 6'52 5. /7 .S.495 +' 0
2 4 ,i/ 5 .5s95 5,¢-6 5 3653
3 5 ,S5 5. /5 56. 5/ 5 42 
.
4 582K 5.5.2 4-5'- 5- 3?+
5 622 5. 6 •1 5. . 56 f0/1
6 5. 7 3 5.6 t5 3 5f.¢ 2 S.2 7
Level Simulation l'est
Test Read Out Count
Low i2 05 2 /2o/ 2 2 
_2 /94_
-_High J 79 o /PO2 1 8 - 2 f9,
I -,.
Full
DATE: 4p (IL S5
SCI FORM 810. 032
TAKEN BY: Z/4 /VI P : Z/_ L
C 2
:I
,-- 
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6. 0 DCMS DiSPT.AY UNIT
The DCMS Display Unit is designed to provide a digital display of capacitance
measurrcments of the DCMS unit. Twelve LED lamps arc used to indicate
the output state of each counter. A four digit decimal display is also provided.
Three LED lamps arc used to indicate the point sensor probe data. Six
other LED lamps are used to indicate below range, over range, bridge
oscillator, clock oscillator, power supply, and an operate/non-operate
condition. The display unit also provides a provision to program the counter
to any number between zero and 4095. This may be accomplished by setting
the Operate/Calibrate switch (S13 on DCMS Display Schemalic drawing
number 2873100) to calibrate. This allows switches SI thru S12 to set each
stage of the counter to a "1" or "0" output state. Closing S1Z would indicate
2048 on the four digit decimal display and the 2048 lamp would light ulip. The
calibrate position of S13 is very useful for testing and calibration.
Three additional switcines are provided S14, S15, and S16. These arc push
button switches- which energize relays to simulate capacitance probe levels
of 5% for S14, 90% for S15 and S16 is used as a functional check for a full
probe. Switch S16 will substract about 5% fromn a full scale count.
Transistors Ql, Q2, and Q3 and integrated circuits U1, U2, and U3 are used
as lamp d: ivers for the 21 LED indicator lamnps.
The 12 bit counter signals drive 12 LED lamp drivers and a binary to BCD
converter loctted on board 2. Integrated circuits Al thru A8 arc used to
convert the binary data to BCD data. Al thru AS contains a 256 bit read-
only memory in each IC. The outputs of the converters go into BCD decoder-
drivcrs A9 thru A12. The decoder drivers drive 4 LED 7 segment readlouts
DSI thru DS4 located on board 1.
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Several test points are available on the rear panel. These are: Error
Signal Low, Error Signal HIigh, ADC/DAC Analog Output, Clock Inhibit,
and Clock Sync. Power to operate the Display Unit is +5 volts applied to
a jack on the r-ar panel.
7.0 OPl'UR.ATN(; INSJ RITC'..'IONS
Specific oper t'ing instrle Ifions wVi]l dpe no upon tile app]icatlion of t-he DCvlS.
Certain controls, tecst: points, and test C]tquipnlent arc con'ilnon to all filnceiont:
and are described in he g,,encra]. operating instructions. Specific operating
instrulclions for thlr:: repre sntaliv, functions arc given.
7. 1 TEST EQUIPMENT
The following hasic tcsL ejuipnll nt, or equivalent, is required as a minimurn
for proper set up) and calibra'ion of the DC,'[S.
a) Wideb.,nd dual trace DC oscilloscope
b) Powver supply - 28 volt + 10% @ 1A
c) Air capacitor - General Radio type
1422CB 50 to 1 100 pF 2 each
d) Air capacitor - General Radio typ:
1403-G 10 pF + . 1% 2 each
e) DCiMS DISPLAY UNIT
7. 1.1 Test Points (In, rnal)
Internal test points for Ithe point sensor circuit are available on each point
sensor board.
7. 1.2 Test Point (.':tc rnal[
Various test points arc available on test connectors JI1 and J2. When the
DCMS Display UJnit is c onnected to J1 and J2, these test points are then
available on the rear panel of the DCMIS Display Unit.
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COMMON SYSTEM ADJUSTMENTS
Five system adjustinents arec applicalble to any function. These are error
amplifier bandpass filter, oscillator frequency, demodulation phase, error
amplifier gain and wvindow threshold. Three of these, error amplifier
bandpass filter, oscillator frequency, and demodulator phase adjust, are
set at the time of fabrication and should not be changed.
7. 2.1 Error Amplifier Bandpass Filter
This consists of two tuned transformers which are tuned for a peak in error
amplifier output at the oscillator frequency. These adjustments are set at
the time of fabrication and should not be changed.
7. 2. 2 scillator F'cquency
A slug in the oscillator transformer adjus s the frequency to the center of the
bandpass of the band:ass filter. This is adjusted for zero phase shift of
the error signal thru the bandpass filter, which gives maximum rejection
of the in-phase signal in the automatic null quadrature circuit, This
adjustment is set at the time of fabrication and should not be changed.
7. 2. 3 Phase Detector Phase Adijust
A potentiometer is provided to adjust the phase of the drive voltage l:o a
ophase shift of 90 and give mrnaximunm rejection of quadrature intihe in-phase
phase detector. This adjustment is set at the time of fabrication and should
not be adjusted unless the bridge capacitors are changed for a different
range, this adjustmrnt affects the temner ature com'pensation.
7.2.4 Error Amplifier Gain
This adjustment is used to prevent saturation of the error amplifier output
7, 2
when large capacitance values are being measured. Adjust the gain as high
as possible without saturation or excessive noise.
. '. . ,.
7. 2.5 Wincldow Threshold
This potentiomcter is adjusted to eliminate up-down count oscillation and to
add some noise immunity to the system. Connect oscilloscope to pin f of
connector J4, phase detector output. Turn the window threshold potentiometer
fully countercloclkwvise (about 20 turns). Adjust the unknown capacitor for
+1 volt out of the phase detector. Note the readout count, slowly turn the
window threshold potentiometer clockwise until the readout increases 1 count.
This sets the threshold to + 1 volt and is only a ty- 'cal setting. A full scale
range of 5 pF would require a lower threshold t' X a full scale range of
1000 pF.
SET-UP AND C. LIBRiATION
The following instruictions arc for three types of uses of which the DCMS is
capable. Distinct simil.arity of the three cases are to be noted. Referring
to Figure 2 for component location, to measure absolute capacitance the
bridge components are set up as follows:
C15-C16 = unknown capacitance external to the unit
C19-C20 = 0
C21Z-C22 = Basc reference set at initial value of C15-C16
C17-(18 = Range reference set at total change of C15-C16
To measure Capacitance ratio:
C15-C16 = unknown capacitance subject to several variables
o.:y one of which is to be measured.
C17-C18 = external reference capacitor subject to all variables
of C15-C16 except the one to be measured.
C19-C20 = base or initial value of C17-C13
C21-C22 = base or initial value of C15-C16
To measure capacitance diffea nce:
C15 and C21 = external capacitors for which the difference is
to be resolved.
C19-C20 = 0
C17-C18 - absolute r. ference equal to twice the expected full-
scale difference between C15 and C21
C16 = capaci+-nce in parallel wv.t;h C'5 = t- !/2C17-C18.
7.3
The null balance adjustment is the operation of reducing the intial values of
I and I to zero. Four variabic voltage sources are provided to accomplish
this. A capacitor located on the bridge board connected between a variable
voltage source and the bridge node will inject a vector current which can he
varied along the imaginary axis. A resistor, also located on the bridge board,
will inject a vector current along the real axis. Thu. , any vector current can
be injected into the node by varying the two voltage sources and selecting the
values of the capacitor and resistor. These adjustments are labeled "unknown-
in-phase" (capacitor) "unknown-quadrature" (resistor) for the unknown node,
and "reference-in-phase" and "reference-quadrature" for the reference node.
In some functions it is desirable to have internal transfer capacitors which
can, on command, be connected to simulate chan s in the unknown and the
reference capacitors. For this purpose three relays are provided having single-
pole double-tlhrow operation. Fixed capacitors on the bridge board can furnish
fractional scale simulation upon remote commrnand. The adjustments are labeled
"p. ,be level simulation {low and high)" and "full probe test".
7.3.1 Absolute Capacitance Set-Up and Calibration
To measure an absol:te capacitance from 100 pf to 120 pf use the followvipg
procedure.
7.3.1.1 Preparation
A 20 pf NPO reference capacitor should be installed for C17-C18. A total
of 100 pf NPO capacitance should be installed for C21-C22. A combined
total of 22 pf NI'O for C6-C7. C8 = 15 pf NPO. Total of C9 should be 3?0 pf
NPO and C10 = ~o 27 pf NPO. C13 = 68 pf NPO. C11 = 27 pf NPO. C14 =
22 pf NPO. All these components are located onthe bridge network board,
schematic 2873032.
7.3. 1. 2 Null Balance and Calibration
1. Connect the cables from the DCMS test set to J1 and J2
for olperation of the DCMS Test Set. Connect +5 volt to the
test set.
2. Connect the +28V primary supply.
3. Apply powe r.
4. Turn the callbrat, /operate switch on the DCMS Display
Test Set to Calibrate.
5. Connect ,e oscilloscope probe to the test set "Error
Amplifier" output jack.
6. Connect the oth r probe to pin f of connector J4, the phase
detector output.
7. Arrange to trigger the scop, externally from the excitation
co -ector J9.
8. Connec a 100 pf variable air capacitor to connect :rs J6 and
J8.
9. Set binary control switches to 00-- -00. Vary the "unknow'-
quadr-ature" and "unlknown-in-phase" controls to obtain
minimum error output and zero output out of the phase
detector.
10. Adjust the "Error amplifier gain adjust" for as high a gain
as possible without saturation , excessive noise.
11. Adjust the "window threshold" control to eliminate up-down
count oscillation and excessive jitter of the counter.
See 4. 2. 5.
12. Adj'-st the "Phase adjust" control for best quadrature rejectiot:.
Valv the "unknown quadrature" c)ntrol plus-or-minus 1 or 2
turns fronm the null while adjusting the "phase adjust" control
until the "unknown quadrature" ccntrol no longer has an effect
on the output of the phase detector. The demodulator phasc
is thereby set to reject the unwanted quadrature vector of
bridge 'error. Readjust "unknown in-phasc" and "unknown
quadrature" for minimum error.
13. Temperature compensation must be done after step 12. The
temperature coefficient of bridge capacitors C21- C22 are
selected to have a slightly positive coefficient to compensate
for the basic negative drift of the DCMS.
14. Set the binary control switches to l11110100000 and the
variable capacitor to 120 pf. Adjust reference-in-phase and
reference quadrature controls for minimum error output and
zero output of the phase detector. ADC gain adjust control R88
schematic 2873026, may be used as a fine adjust for getting
zero volts out of the phase detector.
I5. Temperature cor sensation of full scale is next. This is done
with thermi tor network R91, 92, R93, R94 and R95 located
on the ADC board, schematic 2873026. R91 is selected to
compensate for gain cha: ,s in the ADC and Bridg.e circuit.
A typical value might be about 0lK ohms, Repeat step 14.
16. Set the Calibrate/Operate switch to operate. Set the variable
capacitor so 100 pf, the counter readout should read zero.
17. Push the Low Simulate pushbutton on the DCMS Display Unit.
Adjust the Lowv Lev1l Simulator Control for a readout count of 200.
18. Push the High Level Simulator pushbutton switch and adjust the
High Level Simulator Control for a readout count of 3600.
19. Set the variable capacitor to 120.475 pf. Push the Full Probe
Tes3i pushbutton on the test set ana adjust the Full Probe Test
Control for a readout count of 3900.
20. The unit is now calibrated such that the binary output is pro-
portional to the unknown capacitance from 100. 000 pf to 120. 475
pf maximnum.
Capacitance RIatio) Set-Up and Calibration
To measure a capacitance ratio of 20:1 with an unknown initial capacitance
of 300 pf and an initial capacitance of 15 pf for the external reference
capacitor. At the start of measurement, the external reference capacitor
will increase 20 pf. The unknown capacitor will increase 400 pf for full
scale.
7. 3..2.1 Preparation
A 20 K ohm . 005/o r:esi-" ,r should be installed for R67 and a 1050 ohm . 005%
resistor for R87 on the ADC board schematic 2873026. The following are
located on the bridge network board. A 300 pi NPO capacitor should be
installed for C21. A 15 pf NPO capacitor should be in'talled for Ci9-C20.
All the following capacitors should be NPO. C6-C7 = 400 pf. C8 = 62 pf.
C9 - 7600 pi'. C10 = 560 pf. C13 = 1300 pf. Cl1 = 560 pf. C14 = 22 pf.
7. 3.2. 2 Null Baiaace and Calibration
1. Ccmnner: cables from the DCMS Display Unit to DCMS J1 and J2
for ope tion of the test set. Con' ct +5 volts to the test set.
2. Connect the 423 volt supply.
3. Apply power.
4. Set the calibrate/operate switch on the test set to calibrate.
5. Connect one oscilloscope probe to the test set error amplifier
output jack.
6. Connect the other probe to pin f of connector J4, the phase
d&tector output.
7. atrrange to trigger the scope externally from excitation connector
J¥.
8. Connect a 50-110C0 pf capacitor to connectors J6 and J8. Set the
capacitor to 300 pf.
7. 3'. 2
9. Set binary control switches to 00---00. Vary the unknown-
quadrature and unknown-in-phase controls to obtain minimum
error output and zero output out of the phase detector.
10. Adjust the error amplifier gain adjust for as high a gain
as possible without ::aturation or excessive noise.
11. Adjust the window threshold control to eliminate up-down count
oscillation and excessive jitter of the counter. See 4. 2. 5.
12. Adjust the phase adjust control for quadrature rejection. Vary
the unknown quadrature control plus-or-minus 1 or 2 turns from
the null while adjusting the phase adjust control until the unknown
quadrature control no longer has an effect on the citput of the
phaoe detector. The demodulator phase is thereby set to rc.eect
the unwanted quadrature vector of bridge error. Readjust unknown-
in-phase and unknown quadrature for m inimum error.
13. Temperature compensation must be done after step 12. The
temperature coefficient of bridg capacitor C21-C22 (300 pf)
is selected to have the proper temperature coefficient to c.ncel
the drift of the DCMS.
14. Connect a 5 to 110 pf air variable capacitor to J7 and J8. Set
the cap. citor to 15 pf. Set all of the binary control switches
high for a readout of 4095.
15. Adjust reference-in-phase and reference quadrature controls for
minimum error output and zero output of the phase detector.
16. Set the unknown capacitor to 700 pf and the reference capacitor
to 35 pf. Set the operate/calibrate switch to operate.
17. Adjust ADC gain adjust control R88 (schematic 2873026) for a
readout count of 4000. If R88 do:es not haw' enough range,
resistors R82 and R96 may be changed to bring R88 on center
range.
18. If excessive quadrature occurs somewhere over the 300 pf to
700 pf range, R32 nmay be lowered to reduce the quadrature
error.
19. Temperature compensatiorn of full scale is next. This is donc
withl thermistor etwork R91, R92, R93, R94 and R95 located
on the ADC board, schematic 2873026. R91 is selected to
cornpt isate for gain changes in the ADC and bridge circuit.
A Typical value might be about 100 K ohms.
20. Set the unknown capacitor to 300 pf. The counter readout
should read zero.
21. Push the Low-Simulatc pushbutton on the DCMS Display Unit.
Adjust the Low Sinlulate control for a readout count of 200.
22. Push the High Level Simul;te pushbutton switch and adtjust the
High Level Simulate control for a readout count of 3600.
23. Set the unknown capacitor to 709. 5 pf, the readout should
read 4095. Pu, h the Full Probe Test pushbutton on the test
se; and adjust the Full Probe Test control for a readout count
of 3900.
24. Thc DCMS Unit is now calibrated to read capacitance ratio
with a ratio of 20:1 full scale. The unknown capacitance range
is 300 pf to 700 pf and the external reference changes fromn an
initial value of 15 pf to 35 pf when measurement starts.
7.3. 3 Capacitance Difference Set-Up and Calibration
To measure the capacitance difference of two capacitors with a nominal value
of 400 pf to 800 pf with a capacitance difference of + 20 pf, use the following
procedure.
7. 3. 3. 1 Preparation
A 870 pf NPO capacitor should be installed in C24 for a reference capacitor.
The following capacitors should be NPO temperature coefficient. C7 = 47 pf.
C8 = Z2 pf. C10 = 68 pf. C13 = 47 pf. Cll - 47 pf. C14 = 47 pf. C23 =
470 pf. RZ3 = Z4K. R25 = 16K. R3Z = 3.9K. A jumper wire should be
soldered on the terminals to connect the wiper of potentiometer R1 Differen-
tial Balance Adjust to bridge-ground printed circuit pin No. 33. All these
components are located on the bridge network board, schematic 2873032.
7.3. 3. 2 Null Balance and Calibration
1. Connect the cables from the DCMS Display Unit to DCMS J1
and JZ for operation of the DCMS display unit. Connect +5
volts to the display unit.
2. Connect the +28 V primary supply.
3. Apply power.
4. Turn the calibrate/operate switch on the DCMS Display Test
Set to calibrate.
5. Connect one oscilloscope probe to the test set error amplifier
output jack.
6. Connect the other probe to pin f of connector J4, the phase
detector output.
7. Arrange to trigger the scope externally from excitation
connect J9.
8. Set binary control switches to 00---00. Vary the unknown-in-
phase and unknown quadrature controls to obtain minimum error
output and zero output out of the phase detecotr.
9. Aajust the error amplifier gaii, adjust for as high a gain as
possible without saturation or excessive noise.
10. Adjust the window threshold control to eliminate up-down count
oscillation and excessive jitter of the counter. See 4. 2. 5,
11. Connect one 50 to 100 pf capacitor to J6 and J8 and another
one to J9 and J6. Set both capacitors to 800 pf.
12. Adjust R1 Differential Balance Adjust and unknown quadrature
to obtain minimum error output. Then adjust unknown in-phase
for zero output out of the phase detector. Do not change R1 again.
13. Adjust the phase adjust control for best quadrature rejection.
Vary the unknown quadrature control plus-or-minus 1 or 2 turns
from the null while adjusting the phase adjust control until the
unknown quadrature control no longer has an effect on the output
of the phase detector. The detector phase is thereby set to
reject the unwanted quadrature vector of bridge error. Readjust
unknown quadrature for minimum error.
14. Set the binary control switches to 111110100000 and the E+
variable capacitor to 820 pf and the E- capacitor to 780 pf.
Adjust reference-in-phase and reference quadrature controls
for minimrum error output and zero output of the phase detector.
ADC gain adjust control R88, schematic 2873026, may be used
15. Set both capacitors to 800 pf and set the calibrate/operate switch
to operate, the counter readout should read zero.
16. Connect + 5 volts to pin e of connector J4 to energize the Full
Probe Test relay. Adjust the Full Probe Test control for a
readout of 2000.
17, Adjust High Level Simulate control for a readout count of 1800
while depressing the High Level Simulate pushbutton.
18. Push the Low Simulate pushbutton on the DCMS Display Unit.
Adjust the Low Level Simulate control for a readout count of 2200.
19. D.sconnect +5 volts from pine e of J4. With both capacitors
set to 800 pf, adjust unkncwn in-phase for zero count and zero
phase detector output.
20. Repeat steps 14, 15, 16, 17, 18 and 19.
21. Temperature compensation must be done after step 20. The
temperature coefficient of bridge capacitors C21-CZ2 and
C15-C16 are selected to compensate for the drift of the DCMS.
Do not change the adjustment of R1 the differential balance
adjust. Select capacitors for C15-C16 and C21-CZZ to be equal
with a nominal value of 100 pf. The C21-CZ2 combination
should be NPO and thile C15-C16 combination should have a
negative temperature coefficient to cancel the drift of the
DCMS. The two combinations should be equal at room temperature.
Capacitors C15-C16 could consist of a small value NPO and a
large value of silvered mica with a total value of 100 pf. The
correct combination of NPO and negative mica must be found to
compensate for drift.
22. Repeat step 14.
23. Temperature compensation of full scale is next. This is done
with the thermistor network R91, R92, R93, R94 and R95 located
on the ADC board, schematic 2873026. R91 is selected to
compensate for gain changes in the ADC and bridge circuit. A
typical value might be about 24 K ohms.
24. Adjust the unknown in-phase control for zero count and zero
phase detector output.
25. Repeat steps 14, 15, 16, 17 and 18.
26. The DCMS is now calibrated to read the difference of two
capacitors with 1000--00 indicating no difference, 111110100000
indicating 20 pf difference and 000---00 indicating 20 pf difference.
TROUBLESHOOT ING CHART
Probable Cause
1. Bridge balances
slowly
2. Counts in one
direction only
2a Counts in one
direction only
3. DCMS does not count
up or down
3a DCMS does not
count up or down
Clock sync disconnected.
Bad sync amplifier U9 on
Up/Down counter board
No. 2, 2873047
Phase Detector No. 2873035
Counter board No. 2, 2873047
Counter Schematic 2873047
Phase Detector
Schematic 2873035
3b DCMS does not count Error amplifier
up or domwn Schemratic 2873050
3c DCMS does not count ADC/DAC Schematic
up or down 287.3026
Connect sync,trouble-
shoot U9 and surrounding
circuit
Check pin f of J4 output
of + 3 volts in manual
operation. If OK, remove
board and check operation
of U8 and U9. If Ok go to
step 2.
Check operation of
gate U8.
Check operation of phase
detector for + 3 volts
output on pin f of J4 in
manual mode. If OK
check counter for trouble.
If defective, go to step 3a.
Check error amplifier
output pin T of J1. If
OK, check the phase
detector board. If not OK,
go to 3b.
Check error amplifier outpu
pin Z of J1. If OK, trouble
is with Q2 amplifier circuit
or U1 or U2 amplifier
circuit. If no signal is
present, go to step 3c,
Check manual operation of
Analog output. Sct sv;,itches
for 40095 count, outlpuL shoe,
be about +5 volts. Set
switches for 2048, output
should be about +2. 5 volts.
Set the switches to 000, the
output should be about zero
volts. If the above test is
OK, the probable cause is
in the bridge board.
Sym Dton Remedy
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Point Sensor Sct-Up and Calibration
The point sensor is set up at the time of fabrication to signal condition
unknown capacitors of 5.5 pf to 7.5 pf. However, the typical over-range
limits are 4.5 pf to 8.6 pf. No temperature compensation is required.
7. 3.4. 1 Preparation
Connect a . 5 pf to 11 pf air variable capacitor to DCMS connector J8 and to
J12.
7.3.4. 2 INull Balance and Calibration
1. Connect the cables from the DCMS test set to J1 and JZ for
operation of the DCMS Disply Unit. Connect +5 volts to the
display unit.
2. Connect the +28 volt primary supply.
3. Apply power.
4. Connect an oscilloscope probe to TP 5 on point sensor signal
conditioner board No. 1, schematic No. 2873041. Refer to
Point Sensor No. 1 photograph for location of test points 1 thru 6.
5. Set the variable capacitor to 5.5 pf. Adjust quad adjust R7
and calibrate 118 controls for minimum error output on TP 5.
6. Turn the calibrate potentiometer counter clockwise until the
"1" and ,"2" lamps on the display unit go out. These lamps are
located in the lower left corner. If the i"1l" and "2" lamps were
already dark, proceed to step 7.
7. Very slowly turn the calibrate control clockwise until the "1"
and "Z" lamps just light.
8. Turn the capacitor to 5.0 pf and push the low simulate pushbutton.
The "1" and "2" lamp should light.
7. 3. 4
9, Set the capacitor to 6 pf, push the high simulate pushbutton.
Thle "1" and "2" lamps should go out.
10. All six point sensor signal conditioners are now calibrated to
indicate 5.5 pf. Schematic 2873044 shows point sensor sigr-1
conditioner No. 2. Test points 1 through 6 for point sensor No.
2 are shown in Point Sensor No. 2 photograph.
